



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 1 / 71 |

Table of Contents

| | |
|--|-------------------|
| 18ECL38 : DIGITAL SYSTEM DESIGN LAB | 2 |
| A. LABORATORY INFORMATION | 2 |
| 1. Lab Overview | 2 |
| 2. Lab Content | 2 |
| 3. Lab Material | 2 |
| 4. Lab Prerequisites | 3 |
| 5. General Instructions | 3 |
| 6. Lab Specific Instructions | 3 |
| B. OBE PARAMETERS | 3 |
| 1. Lab / Course Outcomes | 3 |
| 2. Lab Applications | 4 |
| 3. Articulation Matrix | 5 |
| 4. Mapping Justification | 5 |
| 5. Curricular Gap and Content | 6 |
| 6. Content Beyond Syllabus | 6 |
| C. COURSE ASSESSMENT | 6 |
| 1. Course Coverage | 6 |
| 2. Continuous Internal Assessment (CIA) | 7 |
| D. EXPERIMENTS | 7 |
| Experiment 01 : Structure of C program | 7 |
| Experiment 02 : Keywords and identifiers | 8 |
| Experiment 03 : | 9 |
| Experiment 04 : | 9 |

Note : Remove “Table of Content” before including in CP Book

EC
Prepared by
Approved

Checked by



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 2 / 71 |

18ECL38 : DIGITAL ELECTRONICS LABORATORY

A. LABORATORY INFORMATION

1. Lab Overview

| | | | |
|-----------------------------|----------------------------------|-----------------------|-------------|
| <i>Degree:</i> | BE | <i>Program:</i> | EC |
| <i>Year / Semester :</i> | 2/ 3 | <i>Academic Year:</i> | 2019-20 |
| <i>CourseTitle:</i> | DIGITAL SYSTEM DESIGN LABORATORY | <i>Course Code:</i> | 18ECL38 |
| <i>Credit / L-T-P:</i> | 2 / 1-0-1 | <i>SEE Duration:</i> | 180 Minutes |
| <i>Total Contact Hours:</i> | 36 Hrs | <i>SEE Marks:</i> | 60Marks |
| <i>CIA Marks:</i> | 40 | <i>Assignment</i> | 1 / Module |
| <i>Course Plan Author:</i> | Mrs Kiranmayi M | <i>Sign</i> | Dt : |
| <i>Checked By:</i> | | <i>Sign</i> | Dt : |

2. Lab Content

| Unit | Title of the Experiments | Lab Hours | Concept | Blooms Level |
|------|--|-----------|---------------------------|------------------|
| 1 | De-Morgan's law & Boolean expression realization using logic gates | 03 | Demorgan's Theorem | L3 Understand |
| 2 | FullAdderandSubtractor | 03 | Adder & Subtractor | L4 Analyze |
| 3 | Parallel Adder/Subtractor using 7483 | 03 | Parallel Adder/Subtractor | L5 Evaluate |
| 4 | Comparators | 03 | Comparators | L5 |
| 5 | Multiplexer | 03 | MUX | L4 |
| 6 | Demultiplexerand Decoder | 03 | DEMUXand Decoder | L4 |
| 7 | Study of Flip-Flops | 03 | Flip-Flopverification | L3 |
| 8 | ShiftRegisters | 03 | ShiftRegisters | L3 |
| 9 | RingCounter andJohnsonCounter | 03 | Ring/JohnsonCounter | L3 |

EC

Prepared by

Approved

Checked by



| | | |
|-----------------------------|------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: EC.SKIT.Ph5b1.F03 | | Date:18-10-2019 |
| Title: Course Lab Manual | | Page: 3 / 71 |

| | | | | |
|----|--|----|--------------------------|----|
| 10 | Synchronous Counters | 03 | Counters | L3 |
| 11 | Simulate Serial Adder using simulation tool. | 03 | Serial- Adder simulation | L4 |
| 12 | Simulate Binary Multiplier using simulation tool | 03 | Binary Multiplier | L4 |
| | | | | |

3. Lab Material

| Unit | Details | Available |
|------|---|---------------|
| 1 | Text books | |
| | 1. Digital Logic Applications and Design, John M Yarbrough, Thomson Learning, 2001. ISBN 981-240-062-1. | In Lib |
| | 2. Donald D. Givone, "Digital Principles and Design", Mc Graw Hill, 2002. ISBN 978-0-07-052906-9. | |
| 2 | Reference books | |
| | 1. D. P. Kothari and J. S Dhillon, "Digital Circuits and Design", Pearson, 2016, ISBN:9789332543539. | In dept |
| | 2. Morris Mano, —Digital design, Prentice Hall of India, Third Edition. | |
| | 3. Charles H Roth, Jr., "Fundamentals of logic design", Cengage Learning. | |
| | 4. K. A. Navas, "Electronics Lab Manual", Volume I, PHI, 5 th Edition, 2015, ISBN: 9788120351424. | |
| 3 | Others (Web, Video, Simulation, Notes etc.) | |
| | | Not Available |
| | | |

4. Lab Prerequisites:

| SNo | Course Code | Base Course: Course Name | Topic / Description | Sem | Remarks |
|-----|-------------|-----------------------------|---|-----|---------|
| 1 | 18ELN14 | Basic Electronics | Knowledge on Digital electronics, boolean laws, basic gates | 2 | |

EC

Prepared by
Approved

Checked by



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 4 / 71 |

| | | | | | |
|--|--|--|-------------------------|---|-----------------|
| | | | Knowledge of Filp-flops | - | Plan Gap Course |
| | | | | | |
| | | | | | |
| | | | | | |

Note: If prerequisites are not taught earlier, GAP in curriculum needs to be addressed. Include in Remarks and implement in B.5.

5. General Instructions

| SNo | Instructions | Remarks |
|-----|--|---------|
| 1 | Observation book and Lab record are compulsory. | |
| 2 | Students should report to the concerned lab as per the time table. | |
| 3 | After completion of the Experiment, certification/signof the concerned staff in-charge in the observation book is necessary. | |
| 4 | Student should bring a notebook of 100 pages and should enter the readings /observations into the notebook while performing the experiment. | |
| 5 | The record of observations along with the detailed experimental procedure of the experiment in the Immediate last session should be submitted and certified/signed by staff member in-charge. | |
| 6 | Should attempt all Experiments/ assignments given in the experimentlist session wise. | |
| 7 | When the experiment is completed, should disconnect the setup made by them, and should return all the components/instruments taken for the purpose. | |
| 8 | Any damage of the equipment or burn-out components will be viewed seriously either by putting penalty or by dismissing the total group of students from the lab for the semester/year | |
| 9 | Completed lab assignments should be submitted in the form of a Lab Record in which you have to write the logic diagrams, Truth table, expressions, simplification stepsand output for various inputs given | |

6. Lab Specific Instructions

| SNo | Specific Instructions | Remarks |
|-----|--|---------|
| 1 | Start writing the logic diagrams with the pin numbers | |
| 2 | Estimate the components required to perform the experiment (No. of | |

EC

Prepared by

Approved

Checked by



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 5 / 71 |

| | | |
|---|--|--|
| | IC's, Pathcards) | |
| 3 | Use the trainer kit & Make the connections as per Logic diagram | |
| 4 | Turn on the power supply and check for the output | |
| 5 | Check for the Errors in connection and correct it | |
| 6 | Notedown the input and output values and compare with original truth table | |
| 7 | Perform the Experiment for different inputs | |

B. OBE PARAMETERS

1. Lab / Course Outcomes

| # | COs | Teach. Hours | Concept | Instr Method | Assessment Method | Blooms' Level |
|---|--|--------------|---------------------------|--------------|-------------------------------|---------------|
| 1 | Verify & understand De-Morgan's theorem & realize the boolean expression using logic gates | 03 | Demorgan's Theorem | Demonstrate | Oral questions | L3 Understand |
| 2 | Analyze the full adder/subtractor logic using logic gates | 03 | Full Adder & Subtractor | Demonstrate | Oral question and realization | L4 Analyze |
| 3 | Design the parallel adder & subtractor circuits and compare both the circuits | 03 | Parallel Adder/Subtractor | Demonstrate | Assignment and Slip Test | L5 Evaluate |
| 4 | Evaluate the performance of 4-bit magnitude comparator using 7485 IC | 03 | Comparators | Tutorial | Assignment | L5 |
| 5 | Realize 4:1 mux & 8:1 mux and Analyze the both | 03 | MUX | Demonstrate | | L4 |
| 6 | Realize 1:8 Demux & 3:8 Decoder using 74138 IC | 03 | DEMUX and Decoder | Tutorial | Assignment | L4 |
| 7 | Realize the operation of clocked SR & JK flip-flop. | 03 | Flip-Flop verification | Demonstrate | Assignment and Slip Test | L3 |
| 8 | Understand the operation of shift registers | 03 | Shift Registers | lecture | Assignment | L3 |
| 9 | differentiate Ring counter & Johnson | 03 | Ring/Johnson | Demonstrate | Assignment | L3 |

EC

Prepared by

Approved

Checked by



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 6 / 71 |

| | | | | | | |
|----|--|-----------|-------------------|-------------|----------------|----|
| | counter using 7476 IC | | onCounter | trate | | |
| 10 | Realize the 3 bit counters and verify with truth table | 03 | Counters | Demonstrate | Oral questions | L3 |
| 11 | Analyze the Serial adder simulation process | 03 | Serial simulation | Simulation | Assignment | L4 |
| 12 | Simulate the working of a Binary Multiplier | 03 | Binary Multiplier | Simulation | Assignment | L4 |
| - | Total | 36 | - | - | - | - |

Note: Identify a max of 2 Concepts per unit. Write 1 CO per concept.

2. Lab Applications

| SNo | Application Area | CO | Level |
|-----|--|------|------------------|
| 1 | Engineering – Building circuits, Set Theory – Venn diagrams, Java | CO1 | L3 Understand |
| 2 | integrated in the calculators and At Networking side the Full adder is used mostly. | CO2 | L4 Analyze |
| 3 | CPLD applications and VHDL circuits and devices | CO3 | L5 Evaluate |
| 4 | Generally, in electronics, the comparator is used to compare two voltages or currents | CO4 | L5 |
| 5 | Communication System for the process of data transmission. | CO5 | L4 |
| 6 | Communication System which converts multiplexed signals back to the original form/ wireless or wired media | CO6 | L4 |
| 7 | main components of sequential circuits, storing of binary data, counter, transferring binary data from one location to other | CO7 | L3 |
| 8 | Temporary data storage, Data transfer, Data manipulation And incounters. | CO8 | L3 |
| 9 | count the data in a continuous loop, used in frequency divider circuits, 3 phase square wave generator , BCD counter etc | CO9 | L3 |
| 10 | Alarm clock, Set an AC timer, Set a timer for taking picture, finite state machines etc | CO10 | L3 |

EC

Prepared by

Approved

Checked by



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 7 / 71 |

| | | | |
|----|--|------|----|
| 11 | Engineering - Building circuits,Set Theory - Venn diagrams | CO11 | L4 |
| 12 | dividers for clock signals,finite state machines etc | CO12 | L4 |
| | | | |

Note: Write 1 or 2 applications per CO.

3. Articulation Matrix

(CO – PO MAPPING)

| # | Course Outcomes COs | Program Outcomes | | | | | | | | | | | Level | | | |
|----------------|--|------------------|-----|-----|-----|-----|-----|-----|-----|-----|------|------|-------|------|--|----|
| | | PO1 | PO2 | PO3 | PO4 | PO5 | PO6 | PO7 | PO8 | PO9 | PO10 | PO11 | | PO12 | | |
| 18ECL38.1 | Verify & understand De-Morgan's theorem & realize the boolean expression using logic gates | 3 | 2 | 2 | | | | | | | | | | | | L3 |
| 18ECL38.2 | Analyze the full adder/subtractor logic using logic gates | 3 | 2 | 2 | | | | | | | | | | | | L3 |
| 18ECL38.3 | Design the parallel adder & subtractor circuits and compare both the circuits | 3 | 2 | 2 | | | | | | | | | | | | L3 |
| 18ECL38.4 | Evaluate the performance of 4-bit magnitude comparator using 7485 IC | 3 | 2 | 2 | | | | | | | | | | | | L3 |
| 18ECL38.5 | Realize 4:1 mux & 8:1 mux and Analyze the both | 3 | 2 | 2 | | | | | | | | | | | | L3 |
| 18ECL38.6 | Realize 1:8 Demux & 3:8 Decoder using 74138 IC | 3 | 2 | 2 | | | | | | | | | | | | L3 |
| 18ECL38.7 | Realize the operation of clocked SR & JK flip-flop. | 3 | 2 | 2 | | | | | | | | | | | | L3 |
| 18ECL38.8 | Understand the operation of shift registers | 3 | 2 | 2 | | | | | | | | | | | | L3 |
| 18ECL38.9 | differentiate Ring counter & Johnson counter using 7476 IC | 3 | 2 | 2 | | | | | | | | | | | | L3 |
| 18ECL38.10 | Realize the 3 bit counters and verify with truth table | 3 | 2 | 2 | | | | | | | | | | | | L3 |
| 18ECL38.11 | Analyze the Serial adder simulation process | 3 | 2 | 2 | | 2 | | | | | | | | | | L3 |
| 18ECL38.12 | Simulate the working of Binary Multiplier | 3 | 2 | 2 | | 2 | | | | | | | | | | L3 |
| 18ECL38 | Average | 3 | 2 | 2 | | 2 | | | | | | | | | | |

Note: Mention the mapping strength as 1, 2, or 3

4. Mapping Justification

EC

Prepared by

Approved

Checked by



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 8 / 71 |

| Mapping | | Mapping Level | Justification |
|---------|-----|---------------|---|
| CO | PO | - | - |
| CO1 | PO1 | L1 | Basic knowledge of mathematics is essential to understand the combinatorial circuit design to build complex system like processor. |
| CO1 | PO2 | L2 | Simple mathematical analysis is required to build complex system like micro-controllers using combinatorial logic. |
| CO1 | PO3 | L2 | Strong foundation in designing and modeling of combinatorial logic circuits enables to provide design solutions for complex engineering problems like Arithmetic and logic units. |
| CO2 | PO1 | L1 | Basic knowledge of mathematics is essential to design adder and subtractors which are used in building complex system like Digital signal processors and ASIC's. |
| CO2 | PO2 | L2 | Simple mathematical analysis is required to build complex system like DSP Processors using basic adder and subtractors. |
| CO2 | PO3 | L2 | Strong foundation in designing adder and subtractor circuits enables to provide design solutions for complex engineering problems like ASIC's and high speed processors. |
| CO3 | PO1 | L1 | Basic knowledge of mathematics is essential to design adder and subtractors which are used in building complex system like Digital signal processors and ASIC's. |
| CO3 | PO2 | L2 | Simple mathematical analysis is required to build complex system like DSP Processors using basic adder and subtractors. |
| CO3 | PO3 | L2 | Strong foundation in designing adder and subtractor circuits enables to provide design solutions for complex engineering problems like ASIC's and high speed processors. |
| CO4 | PO1 | L1 | Basic knowledge of mathematics is essential to design comparator which are used in building complex system like Digital signal processors and ASIC's. |
| CO4 | PO2 | L2 | Simple mathematical analysis is required to build complex system like DSP Processors using basic comparators. |
| CO4 | PO3 | L2 | Strong foundation in designing comparator circuits enables to provide design solutions for complex engineering problems like ASIC's and high speed processors. |

EC
Prepared by
Approved

Checked by



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 9 / 71 |

| | | | |
|------|-----|----|---|
| CO5 | PO1 | L1 | Basic knowledge of mathematics is essential to design multiplexers which are used in building complex system like processor. |
| CO5 | PO2 | L2 | Simple mathematical analysis is required to build complex system like micro-controllers using combinational circuits like multiplexers |
| CO5 | PO3 | L2 | Strong foundation in designing combinational circuits enables to provide design solutions for complex engineering problems like Arithmetic and logic units. |
| CO6 | PO1 | L1 | Basic knowledge of mathematics is essential to design decoders and de-multiplexers which are used in building complex system like processor. |
| CO6 | PO2 | L2 | Simple mathematical analysis is required to build complex system like micro-controllers using combinational circuits like decoders and de-multiplexers. |
| CO6 | PO3 | L2 | Strong foundation in designing combinational circuits enables to provide design solutions for complex engineering problems like Arithmetic and logic units. |
| CO`7 | PO1 | L1 | Basic knowledge of mathematics is essential to design flip-flop which are used in building complex system like memories. |
| CO7 | PO2 | L2 | Simple mathematical analysis is required to build complex system like micro-controllers using basic flip flops. |
| CO7 | PO3 | L2 | Strong foundation in designing flip-flop circuits enables to provide design solutions for complex engineering problems like memories. |
| CO8 | PO1 | L1 | Basic knowledge of mathematics is essential to design shift registers which are used in building complex system like memories. |
| CO8 | PO2 | L2 | Simple mathematical analysis is required to build complex system like micro-controllers using basic shift registers. |
| CO8 | PO3 | L2 | Strong foundation in designing shift registers circuits enables to provide design solutions for complex engineering problems like memories. |
| CO9 | PO1 | L1 | Basic knowledge of mathematics is essential to design counters which are used in building complex system in medical field like ECG counter. |
| CO9 | PO2 | L2 | Simple mathematical analysis is required to build complex system like micro-controllers, timers using basic counters. |

EC

Prepared by

Approved

Checked by



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 10 / 71 |

| | | | |
|------|-----|----|---|
| CO9 | PO3 | L2 | Strong foundation in designing counter circuits enables to provide design solutions for complex engineering problems like timers and counters in processors and controllers. |
| CO10 | PO1 | L1 | Basic knowledge of mathematics is essential to design counters which are used in building complex system in medical field like ECG counter. |
| CO10 | PO2 | L2 | Simple mathematical analysis is required to build complex system like micro-controllers, timers using basic counters. |
| CO10 | PO3 | L2 | Strong foundation in designing counter circuits enables to provide design solutions for complex engineering problems like timers and counters in processors and controllers. |
| CO11 | PO1 | L1 | Basic knowledge of mathematics is essential to design adder and subtractors which are used in building complex system like Digital signal processors and ASIC's. |
| CO11 | PO2 | L2 | Simple mathematical analysis is required to build complex system like DSP Processors using basic adder and subtractors. |
| CO11 | PO3 | L2 | Strong foundation in designing adder and subtractor circuits enables to provide design solutions for complex engineering problems like ASIC's and high speed processors. |
| CO11 | PO5 | L2 | Modern tool Multisim is used for designing the adder and subtractor circuits which can be used to model complex circuits used in building complex system like ASIC's and high speed processors. |
| CO12 | PO1 | L1 | Basic knowledge of mathematics is essential to design counters which are used in building complex system in medical field like ECG counter. |
| CO12 | PO2 | L2 | Simple mathematical analysis is required to build complex system like micro-controllers, timers using basic counters. |
| CO12 | PO3 | L2 | Strong foundation in designing counter circuits enables to provide design solutions for complex engineering problems like timers and counters in processors and controllers. |
| CO12 | PO5 | L2 | Modern tool Multisim is used for designing the counter circuits which can be used to model complex circuits used in building complex system like ASIC's and high speed processors. |

Note: Write justification for each CO-PO mapping.

EC

Prepared by

Approved

Checked by



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 11 / 71 |

5. Curricular Gap and Content

| SNo | Gap Topic | Actions Planned | Schedule Planned | Resources Person | PO Mapping |
|-----|-----------|-----------------|------------------|------------------|------------|
| 1 | | | | | |
| 2 | | | | | |

Note: Write Gap topics from A.4 and add others also.

6. Content Beyond Syllabus

| SNo | Gap Topic | Actions Planned | Schedule Planned | Resources Person | PO Mapping |
|-----|-----------|-----------------|------------------|------------------|------------|
| 1 | | | | | |
| 2 | | | | | |
| | | | | | |
| | | | | | |

Note: Anything not covered above is included here.

C. COURSE ASSESSMENT

1. Course Coverage

| Unit | Title | Teaching Hours | No. of question in Exam | | | | | | | CO | Levels | |
|------|--|----------------|-------------------------|-------|-------|-------|-------|-------|-----|----|--------|--|
| | | | CIA-1 | CIA-2 | CIA-3 | Asg-1 | Asg-2 | Asg-3 | SEE | | | |
| 1 | De-Morgan's law & Boolean expression realization using logic gates | 03 | 1 | - | - | - | - | - | - | 1 | CO1 | |
| 2 | Full Adder and Subtractor | 03 | 1 | - | - | - | - | - | - | 1 | CO2 | |
| 3 | Parallel Adder/Subtractor using 7483 | 03 | 1 | - | - | - | - | - | - | 1 | CO3 | |
| 4 | Comparators | 03 | 1 | - | - | - | - | - | - | 1 | CO4 | |
| 5 | Multiplexer | 03 | 1 | - | - | - | - | - | - | 1 | CO5 | |
| 6 | Demultiplexer and Decoder | 03 | 1 | - | - | - | - | - | - | 1 | CO6 | |
| 7 | Study of Flip-Flops | 03 | - | 1 | - | - | - | - | - | 1 | CO7 | |
| 8 | Shift Registers | 03 | - | 1 | - | - | - | - | - | 1 | CO8 | |
| 9 | Ring Counter and Johnson Counter | 03 | - | 1 | - | - | - | - | - | 1 | CO9 | |
| 10 | Counters | 03 | - | - | 1 | - | - | - | - | 1 | CO10 | |
| 11 | Simulate Serial- Adder using simulation tool. | 03 | - | - | 1 | - | - | - | - | 1 | CO11 | |

EC

Prepared by
Approved

Checked by



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 12 / 71 |

| | | | | | | | | | | | |
|----|---|-----------|----------|----------|----------|---|---|---|-----------|------|---|
| 12 | Simulate Binary Multiplier using simulation tool. | 03 | - | - | 1 | - | - | - | 1 | CO12 | |
| - | Total | 36 | 6 | 3 | 3 | | | | 12 | - | - |

Note: Write CO based on the theory course.

2. Continuous Internal Assessment (CIA)

| Evaluation | Weightage in Marks | CO | Levels |
|--------------------------------------|--------------------|-------------------------|----------------|
| CIA Exam – 1 | 30 | CO1, CO2, CO3, CO4 | L23, L3 |
| CIA Exam – 2 | 30 | CO5, CO6, CO7, | L1, L2, L3 . . |
| CIA Exam – 3 | 30 | CO8, CO9 | L1, L2, L3 . . |
| Assignment - 1 | 05 | CO1, CO2, CO3, CO4 | L2, L3, L4 ... |
| Assignment - 2 | 05 | CO5, CO6, CO7, CO8, CO9 | L1, L2, L3 ... |
| Assignment - 3 | 05 | CO8, CO9 | L1, L2, L3 ... |
| Seminar - 1 | 05 | CO1, CO2, CO3, CO4 | L2, L3, L4 . . |
| Seminar - 2 | 05 | CO5, CO6,CO7,CO8, CO9 | L2, L3, L4 . . |
| Seminar - 3 | 05 | CO8, CO9 | L2, L3, L4 . . |
| Other Activities – define –Slip test | | CO1 to Co9 | L2, L3, L4 . . |
| Final CIA Marks | 40 | - | - |

| SNo | Description | Marks |
|-----|--|------------------------|
| 1 | Observation and Weekly Laboratory Activities | 05 Marks |
| 2 | Record Writing | 10 Marks for each Expt |
| 3 | Internal Exam Assessment | 25 Marks |
| 4 | Internal Assessment | 40 Marks |
| 5 | SEE | 60Marks |
| - | Total | 100 Marks |

D. EXPERIMENTS

Experiment 01 : De-Morgan's law & Boolean expression realization using logic gates

| Experiment No.: | Marks | Date Planned | Date Conducted |
|-----------------|--|--------------|----------------|
| 1 | | | |
| 1 | Title De-Morgan's law & Boolean expression realization using logic | | |

EC

Prepared by

Approved

Checked by



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 13 / 71 |

| | | |
|---|-------------------------------------|---|
| | | gates |
| 2 | Course Outcomes | Verify & understand De-Morgan's theorem & realize the boolean expression using logic gates |
| 3 | Aim | To verify a) De-Morgan's theorem for 2-variables b) The Sum-of-Product and Product-of-sum expression using universal gates |
| 4 | Material / Equipment Required | Lab Manual IC 7408 (AND), IC 7404 (NOT), IC 7432 (OR), IC 7400 (NAND), IC7402 (NOR), IC 7486 (EX-OR) |
| 5 | Theory, Formula, Principle, Concept | Given Problem: $Y = f(A, B, C, D) = \overline{A}BCD + A\overline{B}CD + \overline{A}BC\overline{D} + A\overline{B}C\overline{D} + \overline{A}BCD + ABCD$ |
| 6 | Procedure | 1. Verify that the gates are working. 2. Construct a truth table for the given problem. 3. Draw a Karnaugh Map corresponding to the given truth table. 4. Simplify the given Boolean expression manually using the Karnaugh Map. A: Implementation Using Logic Gates 5. Realize the simplified expression using logic gates. 6. Connect V_{cc} and ground as shown in the pin diagram. 7. Make connections as per the logic gate diagram. 8. Apply the different combinations of input according to the truth tables. 9. Check the output readings for the given circuits; check them against the truth tables. |




| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 14 / 71 |

| | | |
|---|--|--|
| | | <p>10. Verify that the results are correct.</p> <p>B. Implementation Using Universal Gates</p> <p>11. Convert the AND-OR logic into NAND-NAND and NOR-NOR logic.</p> <p>12. Implement the simplified Boolean expressions using only NAND gates, and then using only NOR gates.</p> <p>13. Connect the circuits according to the circuit diagrams, apply inputs according to the truth table and verify the results.</p> |
| 7 | Block, Circuit, Model Diagram, Reaction Equation, Expected Graph | <p>Expression Realization using Basic Gates:</p> <p>$Y = BC + BD$</p> <hr/> <p>$Y = B(C + D)$</p> |




| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 15 / 71 |

Realization using only NAND gates:



Realization using only NOR gates:



EC

Prepared by


Approved

Checked by




| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 16 / 71 |

Realization using only NOR gates:



Realization using only NAND gates:



EC

Prepared by

Approved

Checked by



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 17 / 71 |

| | | |
|--|--|--|
| | | |
|--|--|--|

EC

Prepared by

Approved

Checked by



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 18 / 71 |

| | | |
|---|--------------------|--|
| | | |
| 8 | TruthTable, Output | |

EC
Prepared by
Approved

Checked by



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 19 / 71 |

Truth Table:

| A | B | C | D | Y |
|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

EC
Prepared by
Approved

Checked by



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 20 / 71 |

| | | |
|----|---------------------|--|
| | | |
| 9 | Sample Calculations | <p>Switching Expression:</p> $\sum m(5,6,7,13,14,15)$ \prod <p>KarnaughMapSimplification:</p> <p>Simplified Boolean Expression:</p> <p>SOP form $Y=f(A,B,C,D)=BC+\underline{BD}$</p> <p><u>POS</u> form $Y=f(A,B,C,D)=B(\underline{C+D})$</p> |
| 10 | Results &Analysis | Compare with truth table |

EC

Prepared by

Approved

Checked by



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 21 / 71 |

| | | |
|----|-----------------------------|---|
| 11 | Application Areas | Engineering – Building circuits, Set Theory – Venn diagrams, Java |
| 12 | Remarks | |
| 13 | Faculty Signature with Date | |

Experiment 02 : Full Adder and Subtractor

| - | Experiment No.: | 2 | Marks | | Date Planned | | Date Conducted | |
|---|-------------------------------------|--|-------|--|--------------|--|----------------|--|
| 1 | Title | FullAdderandSubtractor | | | | | | |
| 2 | Course Outcomes | Analyze the full adder/subtractor logic using logic gates | | | | | | |
| 3 | Aim | To realize half/fulladder and half/fullsubtractor using Logic gates | | | | | | |
| 4 | Material / Equipment Required | Lab Manual IC 7408, IC 7432, IC 7486, IC 7404, etc. | | | | | | |
| 5 | Theory, Formula, Principle, Concept | Full adder: $S = A \oplus B \oplus C_{n-1}$ $C = (A \oplus B) C_{n-1} + AB$ Full subtractor: $D = A \oplus B \oplus C_{n-1}$ $\bar{A}B + C_{n-1}(\bar{A} \oplus B)$ | | | | | | |

EC

Prepared by

Approved

Checked by




| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 22 / 71 |

| | | |
|---|--|---|
| 6 | Procedure, Program, Activity, Algorithm, Pseudo Code | <ol style="list-style-type: none"> 1. Verify that the gates are working. 2. Make the connections as per the circuit diagram for the full adder circuit, on the trainer kit. 3. Switch on the VCC power supply and apply the various combinations of the inputs according to the respective truth tables. 4. Note down the output readings for the full adder circuit for the corresponding combination of inputs. 5. Verify that the outputs are according to the expected results. 6. Repeat the procedure for full subtractor circuit. 7. Verify that the sum/difference and carry/borrow bits are according to the expected values. |
| 7 | Block, Circuit, Model Diagram, Reaction Equation, Expected Graph | <p style="text-align: center;">Full Adder Using Logic Gates</p> |



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 23 / 71 |



Full Subtractor Using Logic Gates

8 TruthTable

| Full Adder Using Basic Gates | | | | |
|-------------------------------------|----------|------------------------|----------|----------|
| A | B | C_{n-1} | S | C |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 24 / 71 |

| Full Subtractor Using Basic Gates | | | | |
|-----------------------------------|---|-----------|---|---|
| A | B | C_{n-1} | D | B |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 |

EC
Prepared by
Approved

Checked by



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 25 / 71 |

| | | |
|----|-----------------------------|---|
| 9 | Sample Calculations | - |
| 10 | Results & Analysis | Compare the output in the trainer kit with truth table |
| 11 | Application Areas | Integrated in the calculators and At Networking side the Full adder is used mostly. |
| 12 | Remarks | |
| 13 | Faculty Signature with Date | |

Experiment 03 : PARALLEL ADDER AND SUBTRACTOR USING 7483

| - | Experiment No.: | 3 | Marks | Date Planned | Date Conducted | |
|---|--|---|-------|--------------|----------------|--|
| 1 | Title | PARALLELADDER ANDSUBTRACTOR USING7483 | | | | |
| 2 | Course Outcomes | Design the parallel adder & subtractor circuits and compare both the circuits | | | | |
| 3 | Aim | To realize Parallel Adder and Subtractor Circuits using IC 7483 | | | | |
| 4 | Material / Equipment Required | Lab Manual IC 7483, IC 7486, etc. | | | | |
| 5 | Theory, Formula, Principle, Concept | | | | | |
| 6 | Procedure, Program, Activity, Algorithm, Pseudo Code | <p>1. Connect one set of inputs from A1 to A4 pins and the other set from B1 to B4, on the IC 7483.</p> <p>2. Connect the pins from S1 to S4 to output terminals.</p> <p>3. Short S₀ to XOR gate 1 input and other input take from C₄ and obtain the Output Carry Cout (Output Borrow Bout).</p> <p>4. In order to Perform Addition take S=0.</p> <p>5. In order to implement the IC 7483 as a subtractor, Take S=1, Apply the B input through XOR gates (essentially taking complement of B).</p> <p>6. Apply the inputs to the adder/ subtractor circuits as shown in the truth</p> | | | | |

EC

Prepared by
Approved

Checked by



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 26 / 71 |

tables.


7.Check the outputs and note them down in the table for the corresponding inputs.

8.Verify that the outputs match with the expected results.

7 Block, Circuit, Model Diagram, Reaction Equation, Expected Graph

• **A.IC 7483 as a Parallel Adder**

Circuit Diagram:




truth Table:

4-BIT Parallel Adder Using 7483 where S=0



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 27 / 71 |

B.IC 7483 as a Parallel Subtractor



| | |
|---|--|
| 8 | Observation Table, Look-up Table, Output |
|---|--|

EC
Prepared by
Approved

Checked by



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 28 / 71 |

A.IC 7483 as a Parallel Adder

Truth Table:-

| Input Data A | | | | Input Data B | | | | Addition | | | | |
|--------------|----|----|----|--------------|----|----|----|----------|----|----|----|----|
| A4 | A3 | A2 | A1 | B4 | B3 | B2 | B1 | Count | S4 | S3 | S2 | S1 |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |
| 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | |

B.IC 7483 as a Parallel Subtractor



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 29 / 71 |

| | | <p style="text-align: center;">Truth Table:</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th colspan="4">Input Data A</th> <th colspan="4">Input Data B</th> <th colspan="4">Subtraction</th> </tr> <tr> <th>A4</th> <th>A3</th> <th>A2</th> <th>A1</th> <th>B4</th> <th>B3</th> <th>B2</th> <th>B1</th> <th>Bout</th> <th>S4</th> <th>S3</th> <th>S2</th> <th>S1</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> </tr> </tbody> </table> <p>Note: Bout = 1 for A<B; Bout = 0 for A>B;</p> | Input Data A | | | | Input Data B | | | | Subtraction | | | | A4 | A3 | A2 | A1 | B4 | B3 | B2 | B1 | Bout | S4 | S3 | S2 | S1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 |
|--------------|---------------------|---|--------------|--------------|----|----|--------------|-------------|----|----|-------------|----|--|--|----|----|----|----|----|----|----|----|------|----|----|----|----|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| Input Data A | | | | Input Data B | | | | Subtraction | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| A4 | A3 | A2 | A1 | B4 | B3 | B2 | B1 | Bout | S4 | S3 | S2 | S1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 9 | Sample Calculations | <p>Example</p> <p style="text-align: center;">•</p> | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

EC
Prepared by
Approved

Checked by



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 30 / 71 |

**4bit
adder
operation
using
7483**

if control input S=0, addition can be performed

Ex: If

$$\begin{array}{r}
 \downarrow C0=0 \\
 A_4 A_3 A_2 A_1 = 1100 \\
 B_4 B_3 B_2 B_1 = 0011 \\
 \hline
 \text{then Sum, } S_4 S_3 S_2 S_1 = 1111
 \end{array}$$

and $C0 = C4 = \text{Cout}$.

- **4bit subtraction operation using 7483 for A>B here S=1**

$$\begin{array}{r}
 A_4 A_3 A_2 A_1 = \\
 4 \ 3 \ 2 \ 1 \\
 1001 \\
 B_4 \quad \quad B_3 \quad \quad B_2 \quad \quad B_1 = \\
 1101 \text{ (2's complement) of } +3 = 0011
 \end{array}$$

The end around carry is disregarded $\bar{1} 0110$
 $C0 \oplus C4 = \text{Bout} = 0$

Difference, $S_4 S_3 S_2 S_1 = 0110$
 2's complement method of subtraction can be performed, if $S=1$ (i.e. $C0=1$).

Consider the above Example $A_4 A_3 A_2 A_1 = 1001$ and $B_4 B_3 B_2 B_1 = 0011$
 1's Complement of $B_4 B_3 B_2 B_1$ is $\bar{B}_4 \bar{B}_3 \bar{B}_2 \bar{B}_1 = 1100$

$$\begin{array}{r}
 A_4 A_3 A_2 A_1 = 1001 \\
 B_4 B_3 B_2 B_1 = 1100 \rightarrow \text{(1's complement) of } +3 = 0011 \\
 \hline
 +1 \leftarrow C0=1 \text{ (S\&C0 shorted)}
 \end{array}
 \left. \begin{array}{l} \\ \\ \end{array} \right\} \begin{array}{l} \text{2's Complement} \\ \text{of} \\ \text{B input} = -B \end{array}$$

The end around carry is disregarded $\bar{1} 0110$
 $C0 \oplus C4 = \text{Bout} = 0$

- **4 bit subtraction operation using 7483 for A<B here S=1**



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 31 / 71 |

| | | |
|----|-----------------------------|---|
| | | <p>The end around carry is disregarded</p> <p>$C0 \oplus C4 = Bout = 1$</p> <p>(-1)</p> |
| 10 | Results & Analysis | Do the calculations and compare with truth table |
| 11 | Application Areas | CPLD applications and VHDL circuits and devices |
| 12 | Remarks | |
| 13 | Faculty Signature with Date | |

Experiment 04 : Comparator

| - | Experiment No.: | 4 | Marks | Date Planned | Date Conducted | |
|---|--|--|-------|--------------|----------------|--|
| 1 | Title | Comparator | | | | |
| 2 | Course Outcomes | Evaluate the performance of 4-bit magnitude comparator using 7485 IC | | | | |
| 3 | Aim | To realize 4 bit magnitude comparator using IC 7485 | | | | |
| 4 | Material / Equipment Required | IC 7485 | | | | |
| 5 | Theory, Formula, Principle, Concept | | | | | |
| 6 | Procedure, Program, Activity, Algorithm, Pseudo Code | <ol style="list-style-type: none"> 1. Verify the working of the logic gates. 2. Make the connections as per the respective circuit diagrams. 3. Switch on Vcc. 4. Apply the inputs as per the truth tables. 5. Write the truth table for an 5-bit comparator. | | | | |

EC

Prepared by
Approved

Checked by



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 32 / 71 |

| | | |
|---|--|--|
| | | <p>6.Connect pin16 to V_{cc} and pin 8 to GND for the ICs.</p> <p>7.Apply the two inputs as shown; making sure that the MSB and LSB is correctly connected.</p> <p>8.Outputs are recorded at pin 2 (A<B), pin 4 (A>B), pin 3 (A=B) pins and are verified as being according to the truth table.</p> |
| 7 | Block, Circuit, Model Diagram, Reaction Equation, Expected Graph | <p>5-Bit comparator using IC 7485</p> <p>Pin Diagram:</p> |



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 33 / 71 |

| 8 | Truth Table, Output | <p style="text-align: center;">Truth Table: 4bit Comparator</p> <table border="1"><thead><tr><th colspan="4">Input A</th><th colspan="4">Input B</th><th colspan="3">Output</th></tr><tr><th>A3</th><th>A2</th><th>A1</th><th>A0</th><th>B3</th><th>B2</th><th>B1</th><th>B0</th><th>A>B</th><th>A<B</th><th>A=B</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr></tbody></table> | Input A | | | | Input B | | | | Output | | | A3 | A2 | A1 | A0 | B3 | B2 | B1 | B0 | A>B | A<B | A=B | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 |
|---------|---------------------|--|---------|---------|----|----|---------|--------|-----|-----|--------|--|--|----|----|----|----|----|----|----|----|-----|-----|-----|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| Input A | | | | Input B | | | | Output | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| A3 | A2 | A1 | A0 | B3 | B2 | B1 | B0 | A>B | A<B | A=B | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

EC
Prepared by
Approved

Checked by



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 34 / 71 |

| | | |
|----|-----------------------------|---|
| 9 | Sample Calculations | |
| 10 | Results & Analysis | Compare the output with trainer kit |
| 11 | Application Areas | Generally, in electronics, the comparator is used to compare two voltages or currents |
| 12 | Remarks | |
| 13 | Faculty Signature with Date | |

Experiment 05 : Multiplexer

| - | Experiment No.: | 5 | Marks | Date Planned | Date Conducted | |
|---|--|---|-------|--------------|----------------|--|
| 1 | Title | Multiplexer | | | | |
| 2 | Course Outcomes | Realize 4:1 mux & 8:1 mux and Analyze the both | | | | |
| 3 | Aim | To realize - Adder & Subtractor using IC 74153 - 3 variable function using IC 74151 (8:1 mux) | | | | |
| 4 | Material / Equipment Required | Lab Manual IC74151, IC 74153, IC 7400, IC 7420, IC74138, IC7404, IC7408, IC7432 etc | | | | |
| 5 | Theory, Formula, Principle, Concept | For mux using IC 74151 | | | | |
| 6 | Procedure, Program, Activity, Algorithm, Pseudo Code | <p>A. For MUX IC 74153</p> <ol style="list-style-type: none"> The Pin [16] is connected to + Vcc and Pin[8] is connected to ground. The inputs are applied either to 'A' input or 'B' input. If MUX 'A' has to be initialized, E_a is made low and if MUX 'B' has to be initialized, E_b is made low. Based on these selection lines one of the inputs will be selected at the | | | | |

EC

Prepared by
Approved

Checked by



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 35 / 71 |

| | |
|--|---|
| | <p>e output, and thus the truth table is verified.</p> <p>5. In case of half adder using MUX, apply constant inputs at ($I_{0a}, I_{1a}, I_{2a}, I_{3a}$) and ($I_{0b}, I_{1b}, I_{2b}$ and I_{3b}) as shown.</p> <p>6. The corresponding values of select input lines, A and B (S_1 and S_0) are changed as per table and the output is taken at Z_a assuming Z_b as carry.</p> <p>7. In this case, the inputs A and B are varied. Making E_a and E_b zero and the output is taken at Z_a and Z_b.</p> <p>8. In case of Half Subtractor, connections are made according to the circuit, Inputs are applied at A and B as shown, and outputs are taken at Z_a (Difference) and Z_b (Borrow). Verify outputs.</p> <p>9. In full adder using MUX, the inputs are applied at C_{n-1}, A_n and B_n according to the truth table. The corresponding outputs are taken at S_n ($pin Z_a$) and C_n ($pin Z_b$) and are verified according to the truth table.</p> <p>10. In full subtractor using MUX, the inputs are applied at C_{n-1}, A_n and B_n according to the truth table. The corresponding outputs are taken at $pin Z_a$ (Difference) and $pin Z_b$ (Borrow) and are verified according to the truth table.</p> |
|--|---|




| | | |
|-----------------------------|------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: EC.SKIT.Ph5b1.F03 | | Date:18-10-2019 |
| Title: Course Lab Manual | | Page: 36 / 71 |

| | | |
|---|--|--|
| | | |
| 7 | Block, Circuit, Model Diagram, Reaction Equation, Expected Graph | <div style="display: flex; justify-content: space-around;"> <div style="text-align: center;"> <p>Half Adder Using 74153</p> </div> <div style="text-align: center;"> <p>Half Subtractor using 74153</p> </div> </div> <div style="display: flex; justify-content: space-around; margin-top: 20px;"> <div style="text-align: center;"> <p>Full Adder Using 74153</p> </div> <div style="text-align: center;"> <p>Full Subtractor using 74153</p> </div> </div> <div style="text-align: center; margin-top: 20px;"> <p>3. 8:1 Mux using IC 74151</p> </div> |



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 37 / 71 |



8 Observation Table, Look-up Table, OutputRefer manual

Truth Table:

| Inputs | | Half Adder Outputs | | Half Subtractor Outputs | |
|--------|---|--------------------|-------|-------------------------|--------|
| A | B | Sum | Carry | <u>Diff</u> | Borrow |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 | 0 |



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 38 / 71 |

| | | <p>Truth Tables for Full Adder/Subtractor using 74153</p> <table border="1"> <thead> <tr> <th colspan="3">Inputs</th> <th colspan="2">Full Adder Outputs</th> <th colspan="2">Full Subtractor Outputs</th> </tr> <tr> <th>A</th> <th>B</th> <th>C_{in}/B_{in}</th> <th>S</th> <th>C_{out}</th> <th>D</th> <th>B_{out}</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> </tr> </tbody> </table> | Inputs | | | Full Adder Outputs | | Full Subtractor Outputs | | A | B | C _{in} /B _{in} | S | C _{out} | D | B _{out} | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|--------|-----------------------------|--|--------------------|------------------|-------------------------|--------------------|--|-------------------------|--|---|---|----------------------------------|---|------------------|---|------------------|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| Inputs | | | Full Adder Outputs | | Full Subtractor Outputs | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| A | B | C _{in} /B _{in} | S | C _{out} | D | B _{out} | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | 1 | 1 | 0 | 1 | 0 | 1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | 0 | 0 | 1 | 0 | 1 | 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | 0 | 1 | 0 | 1 | 0 | 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 9 | Sample Calculations | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 10 | Results & Analysis | compare with truth tables | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 11 | Application Areas | • Communication System for the process of data transmission. | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 12 | Remarks | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 13 | Faculty Signature with Date | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

EC

Prepared by

Approved

Checked by



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 39 / 71 |

Experiment 06 : Decoder


| - | Experiment No.: | 6 | Marks | | Date Planned | | Date Conducted | |
|---|--|--|-------|--|--------------|--|----------------|--|
| 1 | Title | De-multiplexer & Decoder | | | | | | |
| 2 | Course Outcomes | Realize Decoder using 74139 IC | | | | | | |
| 3 | Aim | To realize decoder using IC 74139 | | | | | | |
| 4 | Material / Equipment Required | IC 74139 | | | | | | |
| 5 | Theory, Formula, Principle, Concept | | | | | | | |
| 6 | Procedure, Program, Activity, Algorithm, Pseudo Code | <ol style="list-style-type: none"> 1. Verify the working of the logic gates. 2. Make the connections as per the respective circuit diagrams. 3. Switch on Vcc. 4. Apply the inputs as per the truth tables. 5. Write the truth table. | | | | | | |
| 7 | Block, Circuit, Model Diagram, Reaction Equation, Expected Graph | | | | | | | |

EC
Prepared by
Approved

Checked by



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 40 / 71 |



EC

Prepared by

Approved

Checked by



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 41 / 71 |

| | | |
|----|--|--|
| 8 | Observation Table, Look-up Table, Output | |
| 9 | Sample Calculations | |
| 10 | Results & Analysis | compare with truth table |
| 11 | Application Areas | <ul style="list-style-type: none"> • Communication System which converts multiplexed signals back to the original form/ wireless or wired media |
| 12 | Remarks | |
| 13 | Faculty Signature with Date | |

Experiment 07 : STUDY OF FLIP-FLOPS

| - | Experiment No.: | 7 | Marks | Date Planned | Date Conducted | |
|---|--|---|-------|--------------|----------------|--|
| 1 | Title | Study of flip flops | | | | |
| 2 | Course Outcomes | Realize the operation of master slave JK, D & T flip-flop. | | | | |
| 3 | Aim | To study and verify the truth tables for master slave JK, D & T flip-flop. | | | | |
| 4 | Material / Equipment Required | IC 7410, IC 7400, etc. | | | | |
| 5 | Theory, Formula, Principle, Concept | Lab Manual | | | | |
| 6 | Procedure, Program, Activity, Algorithm, Pseudo Code | 1. Make the connections as shown in the respective circuit diagrams. 2. Apply inputs as shown in the respective truth tables, for each of the flip-flop circuits. 3. Check the outputs of the circuits; verify that they match that of the respective truth tables. | | | | |
| 7 | Block, Circuit, Model | A.J-K Master-Slave Flip-Flop | | | | |

EC

Prepared by
Approved

Checked by




| | | |
|-----------------------------|------------------|------------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: EC.SKIT.Ph5b1.F03 | | Date: 18-10-2019 |
| Title: Course Lab Manual | | Page: 42 / 71 |

Diagram,
Equation,
Graph


Reaction
Expected

Circuit:



B. T-Type Flip-Flop

Circuit:






| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 43 / 71 |

C.D-Type Flip-Flop

Circuit:



8 Observation Table,
Look-up Table, Output

A.J-K Master-Slave Flip-Flop

Truth Table :

| Preset | Clear | J | K | Clock | Q_{n+1} | Q_{n+1} | Status |
|--------|-------|---|---|-------|-----------|-----------|-----------|
| 0 | 1 | X | X | X | 1 | 0 | Set |
| 1 | 0 | X | X | X | 0 | 1 | Reset |
| 1 | 1 | 0 | 0 | | | | No Change |
| 1 | 1 | 0 | 1 | | 0 | 1 | Reset |
| 1 | 1 | 1 | 0 | | 1 | 0 | Set |
| 1 | 1 | 1 | 1 | | | | Toggle |



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 44 / 71 |

B. T-Type Flip-Flop

Truth Table :

| Preset | Clear | T | Clock | Q_{n+1} | \overline{Q}_{n+1} |
|--------|-------|---|-------|-----------|----------------------|
|--------|-------|---|-------|-----------|----------------------|

| | | | | | |
|---|---|---|--|------------------|------------------|
| 1 | 1 | 0 | | Q_n | \overline{Q}_n |
| 1 | 1 | 1 | | \overline{Q}_n | Q_n |

C.D-Type Flip-Flop:

Truth Table:

| Preset | Clear | D | Clock | Q_{n+1} | \overline{Q}_{n+1} |
|--------|-------|---|-------|-----------|----------------------|
| 1 | 1 | 0 | | 0 | 1 |
| 1 | 1 | 1 | | 1 | 0 |

| | | |
|----|-----------------------------|--|
| 9 | Sample Calculations | |
| 10 | Results & Analysis | Compare with truth table <ul style="list-style-type: none"> Master slave JK , D & T flip flop are realised and verified. |
| 11 | Application Areas | <ul style="list-style-type: none"> main components of sequential circuits, storing of binary data, counter, transferring binary data from one location to other |
| 12 | Remarks | |
| 13 | Faculty Signature with Date | |

Experiment 08 : STUDY OF SHIFT REGISTERS

| - | Experiment No.: | 8 | Marks | Date Planned | Date Conducted |
|---|-----------------|---|-------|--------------|----------------|
| 1 | Title | Study of shift registers | | | |
| 2 | Course Outcomes | Understand the operation of shift registers | | | |

EC

Prepared by

Approved

Checked by



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 45 / 71 |

| | | |
|---|--|---|
| 3 | Aim | To study IC 74S95, and the realization of SIPO, SISO, PISO, PIPO, RingCounter and JohnsonCounter operations using the same. |
| 4 | Material / Equipment Required | IC 7495, IC 7495, IC 7404, etc. |
| 5 | Theory, Formula, Principle, Concept | |
| 6 | Procedure, Program, Activity, Algorithm, Pseudo Code | <p>A. Serial In-Parallel Out (Left Shift):</p> <ol style="list-style-type: none"> 1. Make the connections as shown in the respective circuit diagram. 2. Make sure the 7495 is operating in Parallel mode by ensuring Pin 6 (Mode M) is set to HIGH, and connect clock input to Pin 8 (Clk 2). 3. Apply the first data at pin 5 (D) and apply one clock pulse. We observe that this data appears at pin 10 (Q_0). 4. Now, apply the second data at D. Apply a clock pulse. We now observe that the earlier data is shifted from Q_0 to Q_1, and the new data appears at Q_0. 5. Repeat the earlier step to enter data, until all bits are entered one by one. 6. At the end of the 4th clock pulse, we notice that all 4 bits are available at the parallel output pins Q_3 (MSB), Q_2, Q_1, Q_0 (LSB). |



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 46 / 71 |

| | |
|--|--|
| | <p>7.</p> <p>Enter more bits to see there is a left shifting of bits with each succeeding clock pulse.</p> <p>B.Serial In-Parallel Out(Right Shift):</p> <p>1. Make the connections as shown in the respective circuit diagram.</p> <p>2.</p> <p>Make sure the 7495 is operating in SIPO mode by ensuring Pin 6 (Mode M) is set to LOW, and connect clock input to Pin 9 (Clk 1).</p> <p>3.</p> <p>Apply the first data at pin 1 (SD1) and apply one clock pulse. We observe that this data appears at pin 13 (Q_a).</p> <p>4.</p> <p>Now, apply the second data at SD1. Apply a clock pulse. We now observe that</p> <p>the earlier data is shifted from Q_a to Q_b, and the new data appears at Q_a.</p> <p>5. Repeat the earlier step to enter data, until all bits are entered one by one.</p> <p>6. At the end of the 4th clock pulse, we notice that all 4 bits are available at the parallel output pins Q_a through Q_b.</p> <p>7.</p> |
|--|--|



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 47 / 71 |

| | |
|--|---|
| | <p>Enter more bits to see there is a right shifting of bits with each succeeding clock pulse.</p> <p>C.Serial In-Serial Out Mode:</p> <ol style="list-style-type: none">1. Connections are made as shown in the SISO circuit diagram.2. Make sure the 7495 is operating in SIPO mode by ensuring Pin 6 (Mode) is set to LOW, and connect clock input to Clk 1 (Pin 9).3. The 4 bits are applied at the Serial Input pin (Pin 1), one by one, with a clock pulse in between each pair of inputs to load the bits into the IC.4. At the end of the 4th clock pulse, the first data bit, „d0“ appears at the output pin Q₀.5. Apply another clock pulse, together with the second data bit, „d1“ at Q₀. Apply another clock pulse, together with the third data bit „d2“ at Q₀, and so on.6. Thus we see the IC 7495 operating in SISO mode, with serial applied inputs appearing as serial outputs. |
|--|---|



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 48 / 71 |

| | |
|--|--|
| | <p>D.Parallel In-SerialOut Mode:</p> <ol style="list-style-type: none">1. Connectionsare made as shown in the PISO circuitdiagram.2. Nowapplythe4-bitdataattheparallelinputpinsA,B,C,D(pins2through 5).3. KeepingthemodecontrolMonHIGH,applyoneclockpulse. Thedata applied attheparallelinputpinsA,B,C,Dwillappearattheparallelou tputpinsQ_a,Q_b,Q_c,Q_drespectively.4. NowsettheModeControlMtoLOW,andapplyclockpulsesonebyone. Observethedata coming outin a serial mode atQ_d.5. WeobservenowthattheICoperatesinPISOModewithpara llelinputsbeing transferred to the outputsideserially. <p>E.Parallel In-Parallel Out Mode:</p> <ol style="list-style-type: none">1. Connectionsare made as shown in the PIPOmode circuit diagram.2. Set Mode Control M toHIGHto enableParalleltransfer. |
|--|--|




| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 49 / 71 |


| | | |
|---|--|--|
| | | <p>3. Apply the 4 data bits as input to pins A, B, C, D.</p> <p>4. Apply one clock pulse at Clk 2 (Pin 8).</p> <p>5. Note that the 4 bit data at parallel inputs A, B, C, D appears at the parallel output pins Q_A, Q_B, Q_C, Q_D respectively.</p> <p>Ring counter procedure:</p> <p>Procedure:-</p> <ol style="list-style-type: none"> 1. Make the connections as shown in the respective circuit diagram for the Ring Counter. 2. Apply an initial input (1000) at the A, B, C, D pins respectively. 3. Keep Select Mode = HIGH (1) and apply one clock pulse. 4. Next, Select Mode = LOW (0) to switch to serial mode and apply clock pulses. 5. Observe the output after each clock pulse, record the observations and verify that they match the expected outputs from the truth table. 6. Repeat the same procedure as above for the Johnson Counter circuit and verify its operation. |
| 7 | Block, Circuit, Model Diagram, Reaction Equation, Expected Graph | IC7495 Pin Diagram: |



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 50 / 71 |



A.SIPO Mode (Left Shift)




Circuit:



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 51 / 71 |

B. SIPO MODE(Right Shift)

Circuit:






| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 52 / 71 |


C.SISO Mode

Circuit:





| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 53 / 71 |



D.PISO Mode


Circuit:

E. PIPO Mode

Circuit:



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 54 / 71 |




F.Ring Counter



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 55 / 71 |


Circuit:





| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 56 / 71 |

Circuit:



G.Johnson Counter

| | | |
|---|--|---------------------------------|
| 8 | Observation Table, Look-up Table, Output | A.SIPO Mode (Left Shift) |
|---|--|---------------------------------|

EC
Prepared by
Approved

Checked by



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 57 / 71 |

Truth Table:

| Clock | Serial I/P | Q _A | Q _B | Q _C | Q _D |
|-------|------------|----------------|----------------|----------------|----------------|
| 1 | 1 | X | X | X | 1 |
| 2 | 0 | X | X | 1 | 0 |
| 3 | 1 | X | 1 | 0 | 1 |
| 4 | 1 | 1 | 0 | 1 | 1 |

B. SIPO MODE(Right Shift)



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 58 / 71 |

Truth Table:

| Clock | Serial I/P | Q _A | Q _B | Q _C | Q _D |
|-------|------------|----------------|----------------|----------------|----------------|
| 1 | 1 | 1 | X | X | X |
| 2 | 0 | 0 | 1 | X | X |
| 3 | 1 | 1 | 0 | 1 | X |
| 4 | 1 | 1 | 1 | 0 | 1 |

C.SISO Mode

Truth table:



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 59 / 71 |

| Clock | Serial I/P | Q _A | Q _B | Q _C | Q _D |
|-------|------------|----------------|----------------|----------------|----------------|
| 1 | d0=0 | 0 | X | X | X |
| 2 | d1=1 | 1 | 0 | X | X |
| 3 | d2=1 | 1 | 1 | 0 | X |
| 4 | d3=1 | 1 | 1 | 1 | 0=d0 |
| 5 | X | X | 1 | 1 | 1=d1 |
| 6 | X | X | X | 1 | 1=d2 |
| 7 | X | X | X | X | 1=d3 |

EC
Prepared by
Approved

Checked by



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 60 / 71 |

Truth Table:

| Mode | Clk | Parallel I/P | | | | Parallel O/P | | | |
|------|-----|--------------|---|---|---|----------------|----------------|----------------|----------------|
| | | A | B | C | D | Q _A | Q _B | Q _C | Q _D |
| 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 |
| 0 | 2 | X | X | X | X | X | 1 | 0 | 1 |
| 0 | 3 | X | X | X | X | X | X | 1 | 0 |
| 0 | 4 | X | X | X | X | X | X | X | 1 |

D.PISO Mode

E. PIPO Mode

| Clk | Parallel I/P | | | | Parallel O/P | | | |
|-----|--------------|---|---|---|----------------|----------------|----------------|----------------|
| | A | B | C | D | Q _A | Q _B | Q _C | Q _D |
| 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 |

EC

Prepared by

Approved

Checked by



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 61 / 71 |

F. Ring Counter

Truth Table:

| Mode | Clock | Q _A | Q _B | Q _C | Q _D |
|------|-------|----------------|----------------|----------------|----------------|
| 1 | 1 | 1 | 0 | 0 | 0 |
| 0 | 2 | 0 | 1 | 0 | 0 |
| 0 | 3 | 0 | 0 | 1 | 0 |
| 0 | 4 | 0 | 0 | 0 | 1 |
| 0 | 5 | 1 | 0 | 0 | 0 |
| 0 | 6 | 0 | 1 | 0 | 0 |



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 62 / 71 |

Truth Table:

| Mode | Clock | Q _A | Q _B | Q _C | Q _D |
|------|-------|----------------|----------------|----------------|----------------|
| 1 | 1 | 1 | 0 | 0 | 0 |
| 0 | 2 | 1 | 1 | 0 | 0 |
| 0 | 3 | 1 | 1 | 1 | 0 |
| 0 | 4 | 1 | 1 | 1 | 1 |
| 0 | 5 | 0 | 1 | 1 | 1 |
| 0 | 6 | 0 | 0 | 1 | 1 |
| 0 | 7 | 0 | 0 | 0 | 1 |
| 0 | 8 | 0 | 0 | 0 | 0 |
| 0 | 9 | 1 | 0 | 0 | 0 |
| 0 | 10 | 1 | 1 | 0 | 0 |

G. Johnson Counter

| | | |
|----|---------------------|---|
| 9 | Sample Calculations | |
| 10 | Results & Analysis | Shift registers, Johnson & ring counter are realised and verified using IC 7495 |
| 11 | Application Areas | • Temporary data storage, Data transfer, Data manipulation And incouters. |

EC

Prepared by

Approved

Checked by



| | | |
|-----------|-------------------|------------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date: 18-10-2019 |
| Title: | Course Lab Manual | Page: 63 / 71 |

| | | |
|----|-----------------------------|--|
| 12 | Remarks | |
| 13 | Faculty Signature with Date | |

Experiment 09 : Counters

| - | Experiment No.: | 9 | Marks | Date Planned | Date Conducted | |
|---|--|---|-------|--------------|----------------|--|
| 1 | Title | Mod-N asynchronous & synchronous counters | | | | |
| 2 | Course Outcomes | differentiate Mod-N asynchronous & synchronous counters using IC 7490 & IC 74192 | | | | |
| 3 | Aim | To design and study the operation of Mod-N asynchronous & synchronous counters. | | | | |
| 4 | Material / Equipment Required | Lab Manual IC 7495, IC 7404, etc. | | | | |
| 5 | Theory, Formula, Principle, Concept | Lab Manual | | | | |
| 6 | Procedure, Program, Activity, Algorithm, Pseudo Code | <ul style="list-style-type: none"> • 1. Make the connections as shown in the respective circuit diagram for the Ring Counter. • 2. Apply an initial input (1000) at the A, B, C, D pins respectively. • 3. Keep Select Mode = HIGH (1) and apply one clock pulse. • 4. Next, Select Mode = LOW (0) to switch to serial mode and apply clock pulses. • 5. Observe the output after each clock pulse, record the observations and verify that they match the expected outputs from the truth table. • 6. Repeat the same procedure as above for the Johnson Counter circuit and verify its operation. | | | | |

EC

Prepared by
Approved

Checked by



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 64 / 71 |

| | | |
|----|--|--|
| 7 | Block, Circuit, Model Diagram, Reaction Equation, Expected Graph | • Lab Manual |
| 8 | Observation Table, Look-up Table, Output | • Lab Manual |
| 9 | Sample Calculations | • Lab Manual |
| 10 | Results & Analysis | • - • - |
| 11 | Application Areas | • count the data in a continuous loop, used in frequency divider circuits, 3 phase square wave generator , BCD counter etc |
| 12 | Remarks | |
| 13 | Faculty Signature with Date | |

Experiment 10 : Sequence Generator

| - | Experiment No.: | 10 | Marks | Date Planned | Date Conducted | |
|---|--|---|-------|--------------|----------------|--|
| 1 | Title | Sequence Generator | | | | |
| 2 | Course Outcomes | Realize the sequence generator and verify with truth table | | | | |
| 3 | Aim | To design and study the operation of a Sequence Generator. | | | | |
| 4 | Material / Equipment Required | IC 7495, IC 7486, etc. | | | | |
| 5 | Theory, Formula, Principle, Concept | <p>In order to generate a sequence of length „S“, it is necessary to use at least „N“ number of Flip-flops, in order to satisfy the condition</p> <p style="text-align: center;">The given sequence length $S = 15$ Therefore, $N = 4$</p> | | | | |
| 6 | Procedure, Program, Activity, Algorithm, Pseudo Code | <p>1. Truth table is constructed for the given sequence, and Karnaugh maps are drawn in order to obtain a simplified Boolean expression for the circuit.</p> <p>2. Connections are made as shown in the circuit diagram.</p> <p>3. Mode M is set to LOW(0), and clock pulses are fed through Clk 1 (pin 9).</p> | | | | |

EC

Prepared by
Approved

Checked by




| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 65 / 71 |

4.Clock pulses are applied at CLK1 and the output values arenoted, and checked against the expected values fromthe truth table.

5.The functioning of the circuit asa sequence generator is verified.

7 Block, Circuit, Model Diagram, Reaction Equation, Expected Graph



8 Observation Table, Look-up Table, Output

TruthTable:



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 66 / 71 |

Truth Table:

| Map Value | Clock | Q _A | Q _B | Q _C | Q _D | O/p D |
|-----------|-------|----------------|----------------|----------------|----------------|----------|
| 15 | 1 | 1 | 1 | 1 | 1 | 0 |
| 7 | 2 | 0 | 1 | 1 | 1 | 0 |
| 3 | 3 | 0 | 0 | 1 | 1 | 0 |
| 1 | 4 | 0 | 0 | 0 | 1 | 1 |
| 8 | 5 | 1 | 0 | 0 | 0 | 0 |
| 4 | 6 | 0 | 1 | 0 | 0 | 0 |
| 2 | 7 | 0 | 0 | 1 | 0 | 1 |
| 9 | 8 | 1 | 0 | 0 | 1 | 1 |
| 12 | 9 | 1 | 1 | 0 | 0 | 0 |
| 6 | 10 | 0 | 1 | 1 | 0 | 1 |
| 11 | 11 | 1 | 0 | 1 | 1 | 0 |
| 5 | 12 | 0 | 1 | 0 | 1 | 1 |
| 10 | 13 | 1 | 0 | 1 | 0 | 1 |
| 13 | 14 | 1 | 1 | 0 | 1 | 1 |
| 14 | 15 | 1 | 1 | 1 | 0 | 1 |
| | | | 1 | 1 | 1 | 1 |
| | | | | 1 | 1 | 1 |
| | | | | | 1 | 1 |
| | | | | | | 1 |

EC
Prepared by
Approved

Checked by



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 67 / 71 |

| | | |
|----|-----------------------------|---|
| | | |
| 9 | Sample Calculations | <p>Karnaugh Map:</p> $D = \overline{Q_C} Q_D + Q_C \overline{Q_D}$ |
| 10 | Results & Analysis | sequence generator is realized and truth table is verified |
| 11 | Application Areas | • Alarm clock, Set an AC timer, Set a timer for taking picture, finite state machines etc |
| 12 | Remarks | |
| 13 | Faculty Signature with Date | |

EC

Prepared by

Approved

Checked by



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 68 / 71 |

Experiment 11 : Simulate Full- Adder using simulation tool.

| - | Experiment No.: | 11 | Marks | Date Planned | Date Conducted | |
|---|--|---|-------|--------------|----------------|--|
| 1 | Title | Simulate Full- Adder using simulation tool. | | | | |
| 2 | Course Outcomes | Analyze the full adder simulation process | | | | |
| 3 | Aim | Full adder simulation using multsim software | | | | |
| 4 | Material / Equipment Required | Software and simulation tool | | | | |
| 5 | Theory, Formula, Principle, Concept | | | | | |
| 6 | Procedure, Program, Activity, Algorithm, Pseudo Code | <ul style="list-style-type: none"> Go to start-all click on national instruments – circuit design suit 11.0 – multsim 11.0 click on evaluate click on place, go to componets click on groups – select TTL – select requires IC click on place – select wires Make the connections Click on groups – indicators – probes click o source – digital source – interactive digital constant | | | | |
| 7 | Block, Circuit, Model Diagram, Reaction Equation, Expected Graph | | | | | |

EC

Prepared by

Approved

Checked by



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 69 / 71 |

| 8 | Observation Table, Look-up Table, Output | <p>Truth table:</p> <table border="1"> <thead> <tr> <th colspan="3">inputs</th> <th colspan="2">Output</th> </tr> <tr> <th>A</th> <th>B</th> <th>C</th> <th>SUM</th> <th>CARRY</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> </tbody> </table> | inputs | | | Output | | A | B | C | SUM | CARRY | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
|--------|--|--|--------|-------|--|--------|--|---|---|---|-----|-------|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| inputs | | | Output | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| A | B | C | SUM | CARRY | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | 0 | 0 | 0 | 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | 0 | 1 | 1 | 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | 1 | 0 | 1 | 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | 1 | 1 | 0 | 1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | 0 | 0 | 1 | 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | 0 | 1 | 0 | 1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | 1 | 0 | 0 | 1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | 1 | 1 | 1 | 1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 9 | Sample Calculations | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 10 | Results & Analysis | Full adder have been simulated & verified according to truth table | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 11 | Application Areas | <ul style="list-style-type: none"> Engineering – Building circuits, Set Theory – Venn diagrams | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 12 | Remarks | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 13 | Faculty Signature with Date | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Experiment 12 : MOD-8 synchronous up/down Counter

| - | Experiment No.: | 12 | Marks | Date Planned | Date Conducted | |
|---|-------------------------------------|--|-------|--------------|----------------|--|
| 1 | Title | MOD 8 synchronous up/down Counter | | | | |
| 2 | Course Outcomes | Distinguish between MOD-8 up & down counter operation | | | | |
| 3 | Aim | To realize the Mod -8 synchronous up/down counter circuit for different input combinations | | | | |
| 4 | Material / Equipment Required | IC 74193 | | | | |
| 5 | Theory, Formula, Principle, Concept | | | | | |

EC

Prepared by

Approved

Checked by



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 70 / 71 |

| 6 | Procedure, Program, Activity, Algorithm, Pseudo Code | <ul style="list-style-type: none"> Click on start - all programs – national instrument – circuit design – multisim 11.0-evaluate Click on place – group- TTL- 74LS193D PLACE – INDICATOR – HEX DISPLAY – DCD HEX Go to place – indicator- probes – select -three probes place – source- signal voltage source – clock voltage place – basics – switch SPOT Place – sources -power sources -Vcc Place – sources – power sources – DGND place – components- wire -make the connections as in diagram | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------------------|--|---|----------------------|------------------------|----------------------|----------------------|------------------------|--|--|--|---------------|----------------------|----------------------|----------------------|---------------|----------------------|----------------------|----------------------|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 7 | Block, Circuit, Model Diagram, Reaction Equation, Expected Graph | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 8 | Observation Table, Look-up Table, Output | <table border="1"> <thead> <tr> <th colspan="4"><i>COUNT-UP Mode</i></th> <th colspan="4"><i>COUNT-DOWN Mode</i></th> </tr> <tr> <th><i>States</i></th> <th><i>Q_C</i></th> <th><i>Q_B</i></th> <th><i>Q_A</i></th> <th><i>States</i></th> <th><i>Q_C</i></th> <th><i>Q_B</i></th> <th><i>Q_A</i></th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>7</td> <td>1</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>6</td> <td>1</td> <td>1</td> <td>0</td> </tr> <tr> <td>2</td> <td>0</td> <td>1</td> <td>0</td> <td>5</td> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>3</td> <td>0</td> <td>1</td> <td>1</td> <td>4</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>4</td> <td>1</td> <td>0</td> <td>0</td> <td>3</td> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>5</td> <td>1</td> <td>0</td> <td>1</td> <td>2</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>6</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>7</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> </tbody> </table> | <i>COUNT-UP Mode</i> | | | | <i>COUNT-DOWN Mode</i> | | | | <i>States</i> | <i>Q_C</i> | <i>Q_B</i> | <i>Q_A</i> | <i>States</i> | <i>Q_C</i> | <i>Q_B</i> | <i>Q_A</i> | 0 | 0 | 0 | 0 | 7 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 6 | 1 | 1 | 0 | 2 | 0 | 1 | 0 | 5 | 1 | 0 | 1 | 3 | 0 | 1 | 1 | 4 | 1 | 0 | 0 | 4 | 1 | 0 | 0 | 3 | 0 | 1 | 1 | 5 | 1 | 0 | 1 | 2 | 0 | 1 | 0 | 6 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 7 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| <i>COUNT-UP Mode</i> | | | | <i>COUNT-DOWN Mode</i> | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <i>States</i> | <i>Q_C</i> | <i>Q_B</i> | <i>Q_A</i> | <i>States</i> | <i>Q_C</i> | <i>Q_B</i> | <i>Q_A</i> | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | 0 | 0 | 0 | 7 | 1 | 1 | 1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | 0 | 0 | 1 | 6 | 1 | 1 | 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 2 | 0 | 1 | 0 | 5 | 1 | 0 | 1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 3 | 0 | 1 | 1 | 4 | 1 | 0 | 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 4 | 1 | 0 | 0 | 3 | 0 | 1 | 1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 5 | 1 | 0 | 1 | 2 | 0 | 1 | 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 6 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 7 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 9 | Sample Calculations | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 10 | Results &Analysis | Mod -8 synchronous up/downcounter has been simulated and verified | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 11 | Application Areas | • dividers for clock signals,finite state machines etc | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 12 | Remarks | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

EC

Prepared by
Approved

Checked by



| | | |
|-----------|-------------------|-----------------|
| SKIT | Teaching Process | Rev No.: 1.0 |
| Doc Code: | EC.SKIT.Ph5b1.F03 | Date:18-10-2019 |
| Title: | Course Lab Manual | Page: 71 / 71 |

| | | |
|----|-----------------------------|--|
| 13 | Faculty Signature with Date | |
|----|-----------------------------|--|

EC
Prepared by
Approved

Checked by