

	SKIT	Teaching Process	Rev No.: 1.0
)	Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
	Title:	Course Lab Manual	Page: 1 / 71

Table of Contents

18ECL38 : DIGITAL SYSTEM DESIGN LAB)
A. LABORATORY INFORMATION)
<u>1. Lab Overview</u> <u>2</u>)
<u>2. Lab Content</u>)
<u>3. Lab Material</u> <u>2</u>)
<u>4. Lab Prerequisites:</u> <u>3</u>	}
5. General Instructions	}
<u>6. Lab Specific Instructions</u> <u>3</u>	}
B. OBE PARAMETERS	}
<u>1. Lab / Course Outcomes</u> <u>3</u>	}
2. Lab Applications	ŀ
<u>3. Articulation Matrix</u> <u>5</u>	<u>;</u>
<u>4. Mapping Justification</u> <u>5</u>	<u>;</u>
5. Curricular Gap and Content	5
<u>6. Content Beyond Syllabus</u> 6	5
C. COURSE ASSESSMENT	5
<u>1. Course Coverage</u> <u>6</u>	<u>;</u>
2. Continuous Internal Assessment (CIA)	,
D. EXPERIMENTS	2
Experiment 01 : Structure of C program7	,
Experiment 02 : Keywords and identifiers	
<u>Experiment 03 :</u>)
Experiment 04 :)
	<u>)</u>

Note : Remove "Table of Content" before including in CP Book

(All all all all all all all all all all	SKIT	Teaching Process	Rev No.: 1.0
	Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
	Title:	Course Lab Manual	Page: 2 / 71

18ECL38 : DIGITAL ELECTRONICS LABORATORY

A. LABORATORY INFORMATION

1. Lab Overview

Degree:	BE	Program:	EC
Year / Semester :	2/3	Academic Year:	2019-20
CourseTitle:	DIGITAL SYSTEM DESIGN LABORATORY	Course Code:	18ECL38
Credit / L-T-P:	2 / 1-0-1	SEE Duration:	180 Minutes
Total Contact Hours:	36 Hrs	SEE Marks:	60Marks
CIA Marks:	40	Assignment	1 / Module
Course Plan Author:	Mrs Kiranmayi M	Sign	Dt :
Checked By:		Sign	Dt :

2. Lab Content

Unit	Title of the Experiments	Lab Hours	Concept	Blooms Level
1	De-Morgan's law &Boolean expression relization	03	Demorgan's	L3
	using logic gates		Theorem	Understan
				d
2	FullAdderandSubtractor	03	Adder	L4
			&Subtractor	Analyze
3	Parallel Adder/Subtractor using 7483	03	Parallel	L5
			Adder/Subtract	Evaluate
			or	
4	Comparators	03	Comparators	L5
5	Multiplexer	03	MUX	L4
6	Demultiplexerand Decoder	03	DEMUXand	L4
			Decoder	
7	Study of Flip-Flops	03	Flip-	L3
			Flopverification	
8	ShiftRegisters	03	ShiftRegisters	L3
9	RingCounter andJohnsonCounter	03	Ring/JohnsonC	L3
			ounter	

SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
Title:	Course Lab Manual	Page: 3 / 71

10	Synchronous Counters	03	Counters	L3
11	Simulate Serial Adder using simulation tool.	03	Serial- Adder	L4
			simulation	
12	Simulate Binary Multiplier using simulation tool	03	Binary Multiplier	L4

3. Lab Material

Unit	Details	Available
1	Text books	
	1. Digital Logic Applications and Design, John M Yarbrough, Thomson	In Lib
	Learning,	
	2001. ISBN 981-240-062-1.	
	2. Donald D. Givone, "Digital Principles and Design", Mc Graw Hill, 2002.	
	ISBN 978-	
	0-07-052906-9.	
2	Reference books	
	1. D. P. Kothari and J. S Dhillon, "Digital Circuits and Design", Pearson,	In dept
	2016,	
	ISBN:9789332543539.	
	2. Morris Mano, —Digital design, Prentice Hall of India, Third Edition.	
	3. Charles H Roth, Jr., "Fundamentals of logic design", Cengage Learning.	
	4. K. A. Navas, "Electronics Lab Manual", Volume I, PHI, 5 th Edition, 2015,	
	ISBN:	
	9788120351424.	
3	Others (Web, Video, Simulation, Notes etc.)	
		Not Available

4. Lab Prerequisites:

-	-	Base Course:		-	-
SNo	Course	Course Name	Topic / Description	Sem	Remarks
	Code				
1	18ELN14	Basic Electronics	Knowledge on Digital electronics,	2	
			boolean laws, basic gates		



	SKIT	Teaching Process	Rev No.: 1.0
)	Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
	Title:	Course Lab Manual	Page: 4 / 71

	Knowledge of Filp-flops	-	Plan Gap Course

Note: If prerequisites are not taught earlier, GAP in curriculum needs to be addressed. Include in Remarks and implement in B.5.

5. General Instructions

SNo	Instructions	Remarks
1	Observation book and Lab record are compulsory.	
2	Students should report to the concerned lab as per the time table.	
3	After completion of the Experiment, certification/signof the concerned	
	staff in-charge in the observation book is necessary.	
4	Student should bring a notebook of 100 pages and should enter the	
	readings /observations into the notebook while performing the	
	experiment.	
5	The record of observations along with the detailed experimental	
	procedure of the experiment in the Immediate last session should be	
	submitted and certified/signed bystaff member in-charge.	
6	Should attempt all Experiments/ assignments given in the	
	experimentlist session wise.	
7	When the experiment is completed, should disconnect the setup made	
	by them, and should return all the components/instruments taken for	
	the purpose.	
8	Any damage of the equipment or burn-out components will be viewed	
	seriously either by putting penalty or by dismissing the total group of	
	students from the lab for the semester/year	
9	Completed lab assignments should be submitted in the form of a Lab	
	Record in which you have to write the logic diagrams, Truth table,	
	expressions, simplification stepsand output for various inputs given	

6. Lab Specific Instructions

SNo	Specific Instructions	Remarks
1	Start writing the logic diagrams with the pin numbers	
2	Estimate the components required to perform the experiment (No. of	

	1	antes .		1
1	13	00	R	
	10	5	參)	L)
1		8	1	1

	SKIT	Teaching Process	Rev No.: 1.0
)	Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
	Title:	Course Lab Manual	Page: 5 / 71

	IC's, Pathcards)
3	Use the trainer kit &Make the connections as per Logic diagram
4	Turn on the power supply and check for the output
5	Check for the Errors in connection and correct it
6	Notedown the inputand output valuesand compare with original truth
	table
7	Perform the Experiment for different inputs

B. OBE PARAMETERS

1. Lab / Course Outcomes

#	COs	Teach.	Concept	Instr	Assessment	Blooms'
		Hours		Method	Method	Level
1	Verify &understand De-Morgan's	03	Demorgan's	Demons	Oral	L3
	theorem &realize the boolean		Theorem	trate	questions	Underst
	expression using logic gates					and
2	Analyze the full adder/subtractor logic	03	Full Adder	Demons	Oral	L4
	using logic gates		&Subtractor	trate	question	Analyze
					and	
					realization	
3	Design the parallel adder &subtractor	03	Parallel	Demons	Assignment	L5
	circuits and compare both the circuits		Adder/Subt	trate	and Slip	Evaluat
			ractor		Test	e
4	Evaluate the performance of 4-bit	03	Comparator	Tutorial	Assignment	L5
	magnitude comparator using 7485 IC		S			
5	Realize 4:1 mux &8:1 mux and Analyze	03	MUX	Demons		L4
	the both			trate		
6	Realize 1:8 Demux &3:8 Decoder using	03	DEMUXand	Tutorial	Assignment	L4
	74138 IC		Decoder			
7	Realize the operation of clocked SR &JK	03	Flip-	Demons	Assignment	L3
	flip-flop.		Flopverifica	trate	and Slip	
			tion		Test	
8	Understand the operation of shift	03	ShiftRegiste	lecture	Assignment	L3
	registers		rs			
9	differentiate Ring counter &Johnson	03	Ring/Johns	Demons	Assignment	L3
		-		•		•

	ß	-			1
1	ľ	10	al	2	1
	2	=	39		ě)
3	0	1	5	10	1

] [SKIT	Teaching Process	Rev No.: 1.0
	Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
	Title:	Course Lab Manual	Page: 6 / 71

	counter using 7476 IC		onCounter	trate		
10	Realize the 3 bit counters and verify	03	Counters	Demons	Oral	L3
	with truth table			trate	questions	
11	Analyze the Serial adder simulation		Serial	Simulati Assignment		L4
	process		simulation	on		
12	Simulate the working of a Binary	03	Binary	Simulati	Assignment	L4
	Multiplier		Multiplier	on		
-	Total	36	-	-	-	-

Note: Identify a max of 2 Concepts per unit. Write 1 CO per concept.

2. Lab Applications

SNo	Application Area	CO	Level
1	Engineering – Building circuits,Set Theory – Venn diagrams, Java	CO1	L3
			Under
			stand
2	integrated in the calculators and At Networking side the Full adder is used	CO2	L4
	mostly.		Analyz
			e
3	CPLD applications and VHDL circuits and devices	CO3	L5
			Evalua
			te
4	Generally, in electronics, the comparatoris used to compare two voltages or	CO4	L5
	currents		
5	Communication System for the process of data transmission.	CO5	L4
6	Communication System which converts multiplexed signals back to the	CO6	L4
	original form/ wireless or wired media		
7	main components of sequential circuitsm, storing of binary data, counter,	C07	L3
	transferring binary data from one location to other		
8	Temporary data storage, Data transfer, Data manipulation And incounters.	CO8	L3
9	count the data in a continuous loop, used in frequency divider circuits, 3	CO9	L3
	phase square wave generator , BCD counter etc		
10	Alarm clock, Set an AC timer, Set a timer for taking picture, finite state	CO10	L3
	machines etc		

(Sameren	SKIT	Teaching Process	Rev No.: 1.0
	Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
	Title:	Course Lab Manual	Page: 7 / 71

11	Engineering - Building circuits,Set Theory - Venn diagrams	CO11	L4
12	dividers for clock signals, finite state machines etc	CO12	L4

Note: Write 1 or 2 applications per CO.

3. Articulation Matrix

(CO – PO MAPPING)

-	Course Outcomes						ram (_		
#	COs	PO1	PO2	PO3	PO4	PO5	PO6	P O7	PO8	PO9	PO1 0	PO1 1	PO1 2	Level
18ECL38.1	Verify & understand De-Morgan's theorem & realize the boolean		2	2										L3
18ECL38.2	expression using logic gates Analyze the full adder/subtractor logic using logic gates	3	2	2										L3
18ECL38.3	Design the parallel adder & subtractor circuits and compare both the circuits	3	2	2										L3
18ECL38.4	Evaluate the performance of 4-bit magnitude comparator using 7485 IC	3	2	2										L3
18ECL38.5	Realize 4:1 mux &8:1 mux and Analyze the both	3	2	2										L3
18ECL38.6	Realize 1:8 Demux &3:8 Decoder using 74138 IC	3	2	2										L3
	Realize the operation of clocked SR &JK flip-flop.	3	2	2										L3
18ECL38.8	Understand the operation of shift registers	3	2	2										L3
18ECL38.9	differentiate Ring counter &Johnson counter using 7476 IC	3	2	2										L3
18ECL38.10	Realize the 3 bit counters and verify with truth table	3	2	2										L3
18ECL38.11	Analyze the Serial adder simulation process	3	2	2		2								L3
18ECL38.12	Simulate the working of Binary Multiplier	3	2	2		2								L3
18ECL38	Average	3	2	2		2								

Note: Mention the mapping strength as 1, 2, or 3

4. Mapping Justification



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
Title:	Course Lab Manual	Page: 8 / 71

Mappi	ng	Mapping Level	Justification
СО	PO	-	-
C01	PO1	L1	Basic knowledge of mathematics is essential to understand the
			combinatorial circuit design to build complex system like processor.
C01	PO2	L2	Simple mathematical analysis is required to build complex system
			like micro-controllers using combinatorial logic.
C01	PO3	L2	Strong foundation in designing and modeling of combinatorial logic
			circuits enables to provide design solutions for complex engineering
			problems like Arithmetic and logic units.
CO2	PO1	L1	Basic knowledge of mathematics is essential to design adder and
			subtractors which are used in building complex system like Digital
			signal processors and ASIC's.
CO2	PO2	L2	Simple mathematical analysis is required to build complex system like
			DSP Processors using basic adder and subtractors.
CO2	PO3	L2	Strong foundation in designing adder and subtractor circuits enables
			to provide design solutions for complex engineering problems like
			ASIC's and high speed processors.
CO3	PO1	L1	Basic knowledge of mathematics is essential to design adder and
			subtractors which are used in building complex system like Digital
			signal processors and ASIC's.
CO3	PO2	L2	Simple mathematical analysis is required to build complex system like
			DSP Processors using basic adder and subtractors.
CO3	PO3	L2	Strong foundation in designing adder and subtractor circuits enables
			to provide design solutions for complex engineering problems like
			ASIC's and high speed processors.
CO4	PO1	L1	Basic knowledge of mathematics is essential to design comparator
			which are used in building complex system like Digital signal
			processors and ASIC's.
CO4	PO2	L2	Simple mathematical analysis is required to build complex system like
			DSP Processors using basic comparators.
CO4	PO3	L2	Strong foundation in designing comparator circuits enables to provide
			design solutions for complex engineering problems like ASIC's and
			high speed processors.



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
Title:	Course Lab Manual	Page: 9 / 71

CO5	PO1	L1	Basic knowledge of mathematics is essential to design multiplexers which are used in building complex system like processor.
CO5	PO2	L2	Simple mathematical analysis is required to build complex system like micro-controllers using combinational circuits like multiplexers
CO5	PO3	L2	Strong foundation in designing combinational circuits enables to provide design solutions for complex engineering problems like Arithmetic and logic units.
CO6	PO1	L1	Basic knowledge of mathematics is essential to design decoders and de-multiplexers which are used in building complex system like processor.
CO6	PO2	L2	Simple mathematical analysis is required to build complex system like micro-controllers using combinational circuits like decoders and de-multiplexers.
CO6	PO3	L2	Strong foundation in designing combinational circuits enables to provide design solutions for complex engineering problems like Arithmetic and logic units.
C0`7	PO1	L1	Basic knowledge of mathematics is essential to design flip-flop which are used in building complex system like memories.
C07	PO2	L2	Simple mathematical analysis is required to build complex system like micro-controllers using basic flip flops.
C07	PO3	L2	Strong foundation in designing flip-flop circuits enables to provide design solutions for complex engineering problems like memories.
CO8	PO1	L1	Basic knowledge of mathematics is essential to design shift registers which are used in building complex system like memories.
CO8	PO2	L2	Simple mathematical analysis is required to build complex system like micro-controllers using basic shift registers.
C08	PO3	L2	Strong foundation in designing shift registers circuits enables to provide design solutions for complex engineering problems like memories.
CO9	PO1	L1	Basic knowledge of mathematics is essential to design counters which are used in building complex system in medical field like ECG counter.
CO9	PO2	L2	Simple mathematical analysis is required to build complex system like micro-controllers, timers using basic counters.



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
Title:	Course Lab Manual	Page: 10 / 71

CO9	PO3	L2	Strong foundation in designing counter circuits enables to provide design solutions for complex engineering problems like timers and counters in processors and controllers.
CO10	PO1	L1	Basic knowledge of mathematics is essential to design counters which are used in building complex system in medical field like ECG counter.
CO10	PO2	L2	Simple mathematical analysis is required to build complex system like micro-controllers, timers using basic counters.
CO10	PO3	L2	Strong foundation in designing counter circuits enables to provide design solutions for complex engineering problems like timers and counters in processors and controllers.
CO11	PO1	L1	Basic knowledge of mathematics is essential to design adder and subtractors which are used in building complex system like Digital signal processors and ASIC's.
C011	PO2	L2	Simple mathematical analysis is required to build complex system like DSP Processors using basic adder and subtractors.
C011	PO3	L2	Strong foundation in designing adder and subtractor circuits enables to provide design solutions for complex engineering problems like ASIC's and high speed processors.
C011	PO5	L2	Modern tool Multisim is used for designing the adder and subtractor circuits which can be used to model complex circuits used in building complex system like ASIC's and high speed processors.
C012	PO1	L1	Basic knowledge of mathematics is essential to design counters which are used in building complex system in medical field like ECG counter.
CO12	PO2	L2	Simple mathematical analysis is required to build complex system like micro-controllers, timers using basic counters.
CO12	PO3	L2	Strong foundation in designing counter circuits enables to provide design solutions for complex engineering problems like timers and counters in processors and controllers.
C012	PO5	L2	Modern tool Multisim is used for designing the counter circuits which can be used to model complex circuits used in building complex system like ASIC's and high speed processors.

Note: Write justification for each CO-PO mapping.

(And the second	SKIT	Teaching Process	Rev No.: 1.0
	Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
	Title:	Course Lab Manual	Page: 11 / 71

5. Curricular Gap and Content

SNo	Gap Topic	Actions Planned	Schedule Planned	Resources Person	PO Mapping
1					
2					

Note: Write Gap topics from A.4 and add others also.

6. Content Beyond Syllabus

SNo	Gap Topic	Actions Planned	Schedule Planned	Resources Person	PO Mapping
1					
2					

Note: Anything not covered above is included here.

C. COURSE ASSESSMENT

1. Course Coverage

Unit	Title	Teachin		N	o. of q	uestion	in Exai	n		СО	Levels
		g Hours	CIA-1	CIA-2	CIA-3	Asg-1	Asg-2	Asg-3	SEE		
1	De-Morgan's law &Boolean	03	1	-	-	-	-	-	1	CO1	
	expression relization using										
	logic gates										
2	FullAdderandSubtractor	03	1	-	-	-	-	-	1	CO2	
3	Parallel Adder/Subtractor using	03	1	-	-	-	-	-	1	CO3	
	7483										
4	Comparators	03	1	-	-	-	-	-	1	CO4	
5	Multiplexer	03	1	-	-	-	-	-	1	CO5	
6	Demultiplexerand Decoder	03	1	-	-	-	-	-	1	CO6	
7	Study of Flip-Flops	03	-	1	-	-	-	-	1	C07	
8	ShiftRegisters	03	I	1	-	-		-	1	CO8	
9	RingCounter	03	-	1	-	-	-	-	1	CO9	
	andJohnsonCounter										
10	Counters	03	-	-	1	-	-	-	1	CO10	
11	Simulate Serial- Adder using	03	-	-	1	-	_	-	1	CO11	
	simulation tool.										

1	an th	wite.	10
(II	10	al	X
		18	
6	1	5	19
6		410	Ì

	SKIT	Teaching Process	Rev No.: 1.0
	Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
/	Title:	Course Lab Manual	Page: 12 / 71

12	Simulate Binary Multiplier using	03	-	-	1	-	-	-	1	CO12	
	simulation tool.										
-	Total	36	6	3	3				12	-	-

Note: Write CO based on the theory course.

2. Continuous Internal Assessment (CIA)

Evaluation	Weightage in Marks	СО	Levels
CIA Exam – 1	30	CO1, CO2, CO3, CO4	L23, L3
CIA Exam – 2	30	CO5, CO6, CO7,	L1, L2, L3
CIA Exam – 3	30	CO8, CO9	L1, L2, L3
Assignment - 1	05	CO1, CO2, CO3, CO4	L2, L3, L4
Assignment - 2	05	CO5, CO6, CO7, CO8, CO9	L1, L2, L3
Assignment - 3	05	CO8, CO9	L1, L2, L3
Seminar - 1	05	CO1, CO2, CO3, CO4	L2, L3, L4
Seminar - 2	05	CO5, CO6,CO7,CO8, CO9	L2, L3, L4
Seminar - 3	05	CO8, CO9	L2, L3, L4
Other Activities – define –Slip		CO1 to Co9	L2, L3, L4
test			
Final CIA Marks	40	-	-

SNo	Description	Marks
1	Observation and Weekly Laboratory Activities	05 Marks
2	Record Writing	10 Marks for each Expt
3	Internal Exam Assessment	25 Marks
4	Internal Assessment	40 Marks
5	SEE	60Marks
-	Total	100 Marks

D. EXPERIMENTS

_

Experiment 01 : De-Morgan's law & Boolean expression relization using logic gates


-	Experiment No.:	1	Marks		Date P	lanned		Date Conducted	1	
1	Title	D	e-Morgan's	a law	&Boolea	n ex	oression	relization	using	logic



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
Title:	Course Lab Manual	Page: 13 / 71


		gates
2	Course Outcomes	Verify &understand De-Morgan's theorem &realize the boolean expression using logic
2	Course Outcomes	gates
3	Aim	To verify
		a) De-Morgan's theorem for 2-variables
		b) The Sum-of-Product and Product-of-sum expression using
		universal gates
4		Lab Manual
	Required	IC 7408 (AND), IC 7404 (NOT), IC 7432 (OR),IC 7400 (NAND),
		IC7402 (NOR),IC 7486 (EX-OR)
5		Given Problem:
	Principle, Concept	$Y = f \ A, B, C, D = \overline{ABCD} + \overline{ABCD} + \overline{ABCD} + \overline{ABCD} + ABC\overline{D} + ABC\overline{D} + ABCD$
6	Procedure	1.Verify that the gates areworking.
		1.verny that the gates are working.
		2.Constructa truth table for the given problem.
		3.Draw a Karnaugh Mapcorresponding to the given truth table.
		4.Simplify the given Boolean expressionmanuallyusing the Karnaugh Map.
		Administration Uning Logic Cotos
		A:ImplementationUsing Logic Gates
		5.Realizethe simplified expression using logic gates.
		6.Connect V _{α} andground as shown in the pin diagram.
		7.Make connections as per the logic gate diagram.
		8.Apply the different combinations of input according to the truth tables.
		9.Check the output readings for the given circuits; check themagainst the truth tables.
		נו ענוז נמטוכא.
		1

(And And And And And And And And And And	SKIT	Teaching Process	Rev No.: 1.0
	Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
	Title:	Course Lab Manual	Page: 14 / 71




	1	and a	ane.		
1	7	00	-	36	Ì
	1		-	$\langle 1 \rangle$	
X	11			74	į
1		3	2		

SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
Title:	Course Lab Manual	Page: 15 / 71



1
1
1

SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
Title:	Course Lab Manual	Page: 16 / 71





SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
Title:	Course Lab Manual	Page: 17 / 71

	1	anti-	ane.		
1	7	00	-	36	Ì
	1		-	$\langle 1 \rangle$	
X	11			74	į
1		1	2		

SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
Title:	Course Lab Manual	Page: 18 / 71

8	TruthTable, Output	
<u> </u>		




SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
Title:	Course Lab Manual	Page: 19 / 71

	,				
	Tr	uth	Tal	ole:	
				-	
	A	В	С		Y
	0	0	0	0	0
	0	0	0	1	0
	0	0	1	0	0
	0	0	1	1	0
	0	1	0	0	0
	0	1	0	1	1
	0	1	1	0	1
	0	1	1	1	1
	1	0	0	0	0
	1	0	0	1	0
	1	0	1	0	0
	1	0	1	1	0
	1	1	0	0	0
	1	1	0	1	1
	1	1	1	0	1
	1	1	1	1	1

	1	1	uter		
	Ø	1	00.		
(1	6			
		5	Ł	2	9
	1	24	RIAL		1

SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
Title:	Course Lab Manual	Page: 20 / 71



·	SKIT	Teaching Process	Rev No.: 1.0
	Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
	Title:	Course Lab Manual	Page: 21 / 71

11	Application Areas	Engineering – Building circuits,Set Theory – Venn diagrams, Java
12	Remarks	
13	Faculty Signature with	
	Date	

Experiment 02 : Full Adder and Subtractor

-	Experiment No.:	2	Marks	Date Planned	Date Conducted					
1	Title	Full	ullAdderandSubtractor							
2	Course Outcomes	Analyz	e the full add	er/subtractor logic using logic gates						
3	Aim		o realize half/fulladder and half/fullsubtractorusing							
4	Material / Equipment		-							
	Required			2, IC 7486, IC 7404, etc.						
5	Theory, Formula,									
	Principle, Concept	<u>S</u> = A⊕B⊕		В						
		D = A(btractor: ⊚B⊛Cn-1 Cn-1(A⊕B)							


EC Prepared by Approved

SKIT	
Doc Code:	EC.Sk
Title [.]	Cour

SKIT	Teaching Process	Rev No.: 1.0	
Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019	
Title:	Course Lab Manual	Page: 22 / 71	

6	Procedure, Program, Activity, Algorithm,	1.Verify that the gates areworking.					
	Pseudo Code	2. Make the connections as per the circuit diagram for the fulladder					
		circuit, on thetrainer kit.					
		3. Switchon the VCC powers upply and apply the various combinations o					
		ftheinputs according tothe respective truth tables.					
		4. Note down the output readings for the full adder circuit for					
		the corresponding combination of inputs.					
		5.Verify that the outputs are accordingto the expected results.					
		6.Repeattheprocedureforfullsubtractor circuit.					
		7.Verifythatthesum/differenceandcarry/borrowbitsareaccordingtothee xpected values.					
7	Block, Circuit, Model Diagram, Reaction Equation, Expected	Full Adder Using Logic Gates					
	Graph	$A \oplus B \oplus Cr-1$					

(Samera)	SKIT	Teaching Process	Rev No.: 1.0
	Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
	Title:	Course Lab Manual	Page: 23 / 71





SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
Title:	Course Lab Manual	Page: 24 / 71

		Full Subtra	ictor Using I	Basic Gates	
	A	В	C _{n-1}	D	В
	0	0	0	0	0
	0	0	1 0	1	1
	0	1	1	0	1
	1	0	0	1	0
	1	0	1	0	0
	1	1	0	0	0
	1	1	1	1	1
	•				


(All all all all all all all all all all	SKIT	Teaching Process	Rev No.: 1.0
	Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
	Title:	Course Lab Manual	Page: 25 / 71

9	Sample Calculations	-
10	Results & Analysis	Compare the output in the trainer kit with truth table
11	Application Areas	Integrated in the calculators and At Networking side the Full adder is used mostly.
12	Remarks	
13	Faculty Signature with	
	Date	

Experiment 03 : <u>PARALLEL ADDER AND SUBTRACTOR USING 7483</u>


-	Experiment No.:	3 Marks	Date Planne	ł	Date		
					Conducted		
1	Title	PARALLELADDER ANDSUBTRACTOR USING7483					
2	Course Outcomes	Design the paralle	l adder & subtractor circuits	and compare b	oth the circuit	S	
3	Aim	TorealizeParal	lel Adder and Subtracto	or Circuits usi	ng IC 7483		
4 Material / EquipmentLab Manual							
	Required	IC 7483, IC 74	86, etc.				
	Theory, Formula, Principle, Concept						
6	Activity, Algorithm,	1.Connectones	etofinputsfromA1toA4	oinsand the ot	hersetfrom	B1toB4,on	
	Pseudo Code	the IC 7483.					
		2.Connectthep	ins fromS1 to S4 to out	out terminals			
		3.ShortS,C0toX andobtainthe	ORgate1inputandother	inputtakefroi	mC4		
		OutputCarry Co	out (Output Borrow Bo	ut).			
		4.In ordertoPe	form Addition take S=0				
		5.Inordertoimp	lementtheIC7483asasu	btractor,Take	S=1,Applyth	neBinput	
		throughXOR ga	tes (essentially taking c	omplement	ofB).		
		6.Apply the inj	outs to theadder/ subt	ractorcircuits	as shown	in the truth	

(All all all all all all all all all all	SKIT	Teaching Process	Rev No.: 1.0
	Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
	Title:	Course Lab Manual	Page: 26 / 71



1
1
1

SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
Title:	Course Lab Manual	Page: 27 / 71



	1	an POL	ene .	-
1	A	100	-	51
(5	10	33	
				74
	ς.	-		

	SKIT	Teaching Process	Rev No.: 1.0
)	Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
	Title:	Course Lab Manual	Page: 28 / 71

Α	.IC 74	483 a	is a P	Parall	elAd	der							
Truth	1 Table:	-											
	Input	Data A			Input	Data B			P	Additio	n		
A4	A3	A2	A1	B4	B3	B 2	B1	Cout	<mark>S4</mark>	S 3	S2	S1	
1	0	0	0	0	0	1	0	0	1	0	1	0	
1	0	0	0	1	0	0	0	1	0	0	0	0	
0	0	1	0	1	0	0	0	0	1	0	1	0	
0	0	0	1	0	1	1	1	0	1	0	0	0	
1	0	1	0	1	0	1	1	1	0	1	0	1	
0	1	1	0	0	0	1	1	0	1	0	0	1	
1	1	1	0	1	1	1	1	1	1	1	0	1	
1	0	1	0	1	1	0	1	1	0	1	1		
	B.IC 74	33 as a P	Parallel S	Subtract	or								


	1	an POL	ene .	-
1	A	100	-	51
(5	10	33	
				74
	ς.	-		

SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
Title:	Course Lab Manual	Page: 29 / 71


Truth Table: Imput Data A Imput Data B Subtraction A4 A3 A2 A1 B4 B3 B2 B1 Bout 54 S3 S2 S1 1 0 0 0 1 0 0 1 0 0 0 1 0 0 0 1 1 0 0 0 0 1 0 0 0 1 1 0 1 0 1 0 1 <t< th=""><th>1</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></t<>	1												
Input Data AInput Data BInput Data B $< < < < < < < < < < < < < < < < < < < $		Trut	h Table	e:									
A4 A3 A2 A1 B4 B3 B2 B1 Bout S4 S3 S2 S1 1 0 0 0 0 1 0 0 1 0 0 1 0 0 1 0 1 1 1 1 0 1 0 0 0 0 1 0 0 0 0 0 0 0 1 1 0 1 1 1 1 0 1 0 1		Input	Data A		Input Data B				Subtraction				
1 0 0 0 1 0 1	A4								Bout	S 4	S 3	S2	S1
0 0 1 0 1 0 0 0 1 1 0 1 0 0 0 0 1 0 1 0 1 1 1 1 0 1 0 1 0 1 0 1 0 1 1 1 1 1 0 1 0 1 0 1 0 1 0 1 </td <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td>	1	0	0	0	0	0	1	0	0	0	1	1	0
0 0 0 1 0 1 1 1 1 1 0 1 0 1 0 1 0 1 0 1 1 1 1 1 0 1 0 1 0 1 0 1 0 1 <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td>	1	0	0	0	1	0	0	0	0	0	0	0	0
1 0 1 0 1	0	0	1	0	1	0	0	0	1	1	0	1	0
0 1 1 0 0 1 1 0 0 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 0 1 <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td>	0	0	0	1	0	1	1	1	1	1	0	1	0
0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 1 1 0 1	1	0	1	0	1	0	1	1	1	1	1	1	1
1 1 1 0 1 1 1 1 1 1 1 1 1 0 1 0 1 1 0 1	0	1	1	0	0	0	1	1	0	0		1	1
	1	1	1	0	1	1	1	1	1	1	1	1	1
Note: Bout = 1 for A <b; a="" bout="0" for="">B;</b;>	1	0	1	0	1	1	0	1	1	1	1	0	1
	Note	Bout	= 1 for	A <b:< td=""><td>Bou</td><td>t = 0 fo</td><td>r A>B:</td><td></td><td></td><td></td><td></td><td></td><td></td></b:<>	Bou	t = 0 fo	r A>B:						



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
Title:	Course Lab Manual	Page: 30 / 71



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
Title:	Course Lab Manual	Page: 31 / 71



Experiment 04 : Comparator

-	Experiment No.:	4	Marks	[Date Planned		Date	
							Conducted	
1	Title	Con	nparator					
2	Course Outcomes	Eva	luate the perfo	ormance of 4-bit	: magnitude co	mparator usi	ng 7485 IC	
3	Aim	To r	ealize 4 bit ma	gnitude compa	rator using IC 7	485		
	Material / Equipment Required	1	7485					
	Theory, Formula, Principle, Concept							
	Procedure, Program, Activity, Algorithm, Pseudo Code			y the working e theconnect		•	ve circuit dia	agrams.
			3. Swite	ch on Vcc.				
			4. Appl	y the inputs a	as per the tr	uth tables.		
			5.Writ	e the truth ta	ble for an 5	-bit compar	ator.	

	1	anna.	-
1	17	00.	31
1			
	11	2	24

	SKIT	Teaching Process	Rev No.: 1.0
)	Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
	Title:	Course Lab Manual	Page: 32 / 71

		7	7. Apply MSB a 8. Output	the tw and LSBi ts arere	o inputs s correct corded a	asshc tly coni it pin 2	nected. (A <b), pin<="" th=""><th>the ICs. ing sureth 4 (A>B), j according</th><th>pin</th></b),>	the ICs. ing sureth 4 (A>B), j according	pin
7	Diagram, Reaction Equation, Expected	5-Bit con PinDiagra	nparator	ith table • using I					
	Graph	PINDIagra B3 1(A <b) 1(A=B) 1(A>B) A>B A=B A<b GND</b </b) 	am: - 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8	I C 7 4 8 5	16 15 14 13 12 11 9	VCC A3 B2 A2 A1 B1 A0 B0			

	1	art	1976		
1	1	10	0.0	N	ł
(5	P	12	15	Į.
1		1		2	J
2	0		5		Į

SKIT	Teaching Process	Rev No.: 1.0
Doc Code: EC.SKIT.Ph5b1.F03		Date:18-10-2019
Title:	Course Lab Manual	Page: 33 / 71

	1	-	witte	200	
	Ø	10	-	10	à
1		12	3	(1	
			5	8)]	
	10	~	2	1	ļ
		7 10	-	1	

	SKIT	Teaching Process	Rev No.: 1.0
	Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
/	Title:	Course Lab Manual	Page: 34 / 71

9	Sample Calculations	
10	Results & Analysis	Compare the output with trainer kit
11	Application Areas	Generally, in electronics, the comparatoris used to compare two voltages or currents
12	Remarks	
13	Faculty Signature with	
	Date	

Experiment 05 : Multiplexer

-	Experiment No.:	5 Marks	Date Planned		Date		
					Conducted		
1	Title	Multiplexer					
2	Course Outcomes	Realize 4:1 mux 8	ealize 4:1 mux &8:1 mux and Analyze the both				
3	Aim	To realize					
			dder &Subtractor using IC 74153				
		3 variable function using IC 74151 (8:1 mux)					
4	Material / Equipment	Lab Manual					
	- ·	IC74151,IC 74153,	IC 7400, IC 7420, IC74138, IC	7404,IC7408,I	C7432 etc		
	Theory, Formula,						
5	Principle, Concept	For mux using Ic 7	4151				
6	Procedure, Program,	A.For MU	XIC 74153				
	Activity, Algorithm,						
	Pseudo Code	1 The Din [16] iscennestedte + Vice and Din[9]is cons			connectedto		
		1. The Pin [16] isconnectedto + Vcc andPin[8]is connec			connecteuto		
		ground.					
		2. The inputsare applied either to 'A' input or 'B' input.					
		3. If MUX'A' has to be initialized, E ₄ is made low and if MUX'B' has to be					
		init	tialized, E _s ismadelow.				
		4.Base	dontheselectionlineson	eoftheinputs	willbesele	ctedatth	




	SKIT	Teaching Process	Rev No.: 1.0
)	Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
	Title:	Course Lab Manual	Page: 35 / 71

e output, and thus the truth table is verified.				
$\textbf{5.} In case of half adder using MUX, apply constant inputs at (I_{0a}, I_{1a}, I_{2a},$				
I3a)and(I0b,I1b,I2bandI3b)as shown.				
6. The corresponding values of select input lines, A and B(S1				
andS _o)are changedaspertableandtheoutputistakenatZ _a				
assumandZ _b as carry.				
7.Inthiscase,theinputsAandBarevaried.MakingE。 andE。 zero				
and the output is taken at Z_{a} , and Z_{b} .				
8. Incase of Half Subtractor, connections are made according to the				
circuit,				
$\label{eq:linear} Inputs are applied at {\sf A} and {\sf B} as shown, and outputs are taken at$				
Z _a (Difference)and Z _b (Borrow). Verify outputs.				
9. InfulladderusingMUX,theinputsareappliedatC _{n-1} ,A _n andB _n				
accordingtothetruthtable.Thecorrespondingoutputsaretakena tS،				
(pinZ _a)and C _n (pinZ _b)and are verifiedaccording to thetruth table				
10. InfullsubtractorusingMUX,theinputsareappliedatC _{n-1} ,A _n				
andB _a according				
tothetruthtable.Thecorrespondingoutputsaretakenat				
pinZ _a (Difference)andpinZ _b (Borrow)andareverifiedaccordin				
gtothe				
truthtable.				


1	60	197		
A	1	10.0		1
1	6	8	8	Ę
C	1	ŝ	1	2
1	2.4	0114	100	2

SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
Title:	Course Lab Manual	Page: 36 / 71



	1	appli	1976		
1	1	10	0.0	N	1
(5	$\langle \cdot \rangle$	12	15	Į.
		1	2	\mathcal{I}	1
		-	~	-	1

SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
Title:	Course Lab Manual	Page: 37 / 71



	1	an Pil	wite.	1
1	P	10	-	21
1	5	1	Édé	
	L.		1.6) 👌
	N	-	~	

SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
Title:	Course Lab Manual	Page: 38 / 71

		Truth Tab		ll Adder/Sub			_	
		Inputs Full Add		ler Outputs	Full Subtractor Outputs			
		A	B	C _{in} /B _{in}	s	Cout	D	Bout
		0	0	0	0	0	0	0
		0	0	1	1	0	1	1
		0	1	0	1	0	1	1
		0	1	1	0	1	0	1
		1	0	0	1	0	1	0
		1	0	1	0	1	0	0
		1	1	0	0	1	0	0
		1	1	1	1	1	1	1
9	Sample Calculations							
		compare wi	th truth tal	bles				
	Application Areas	• Comm	unication S	System for t	the process	s of data tran	smission.	
	Remarks							
13	Faculty Signature with							




SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
Title:	Course Lab Manual	Page: 39 / 71

Experiment 06 : Decoder

-	Experiment No.:	6 Marks	Date Plan	ned	Date
					Conducted
1	Title	De-multiplexe			
2	Course Outcomes	<u>i</u>	er using 74139IC		
3	Aim		der using IC 74139		
4	Material / Equipment Required	IC 74139			
5	Theory, Formula, Principle, Concept				
6	Procedure, Program, Activity, Algorithm,		rify the workingofthe lo	gic gates.	
	Pseudo Code	2. M	ake theconnections as p	er therespectiv	<i>v</i> e circuit diagrams.
		3. Sv	vitch on Vcc.		
		4. Aj	oply the inputs as per th	e truth tables.	
		5.W	rite the truth table.		
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph				

33
19

SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
Title:	Course Lab Manual	Page: 40 / 71



	1	as P	1976		
	6	10	0.	3	Ν
1	I	12	23		
	B		5	91	8,
	<u></u>		~	10	1


	SKIT	Teaching Process	Rev No.: 1.0
)	Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
	Title:	Course Lab Manual	Page: 41 / 71

	Observation Table,	
	Look-up Table, Output	
9	Sample Calculations	
10	Results & Analysis	compare with truth table
11	Application Areas	Communication System which converts multiplexed signals back to the original
		form/ wireless or wired media
12	Remarks	
13	Faculty Signature with	
	Date	

Experiment 07 : **STUDY OF FLIP-FLOPS**


-	Experiment No.:	7 Marks	Date Planned	Date Conducted					
1	Title	Study of flip flops							
2	Course Outcomes	Realize the operat	alize the operation of master slaveJK, D &T flip-flop.						
3	Aim		ostudy and verify the truthtables for master slaveJK, D &T flip- flop.						
	Material / Equipment Required	IC 7410, IC 74	IC 7410, IC 7400, etc.						
	Theory, Formula, Principle, Concept	Lab Manual							
	Activity, Algorithm,		nections as shown in the respe	ectivecircuitdiagrams.					
	Pseudo Code	2.Apply inputs flop circuits.	as shown in the respective tru	ith tables, for each ofthe flip-					
		3.Checktheout	putsofthecircuits;verifythatthe	ymatchthatoftherespectivetr					
		uth tables.							
7	Block, Circuit, Mode	A.J-K I	Master-Slave Flip-Flop						

(Contraction)	SKIT	Teaching Process	Rev No.: 1.0
	Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
	Title:	Course Lab Manual	Page: 42 / 71



	1	and the	WIE		
)	6	10	-	1	à
1	1	23	24	0	1
			5 49	91	I
12	1.		~		l

	SKIT	Teaching Process	Rev No.: 1.0
	Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
	Title:	Course Lab Manual	Page: 43 / 71



	1	anter of	ne o	1
1	17	00	-0	
(6	32	
		1	1	9
		1	-	

	SKIT	Teaching Process	Rev No.: 1.0
)	Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
	Title:	Course Lab Manual	Page: 44 / 71

		В. Т	-Type Fl	ip-Flop						
		т	ruth Table	::						
			Preset	Clear	Г	C	lock	<i>Q</i> _{<i>n</i>+1}	$\overline{Q_{n+1}}$	
			1	1	0	Л		Qŋ	Qn]
			1	1	1	л		Qn	Qn	1
		Preset	Clea		D	Clock		<i>Q</i> _{<i>n</i>+1}	<i>Q</i> _{<i>n</i>+1}	
		1	1		0 1	<u>_</u>	_	0	1	
		1	1		1	♪		1	U	
9	Sample Calculations									
10	Results & Analysis		truth table ve JK , D 8		rerealis	ed and veri	fied.			
11	Application Areas			f sequentia ation to oth		s, storing of	binar	y data, cou	nter, transfer	rring
12	Remarks									
13	Faculty Signature with Date									

Experiment 08 : STUDY OF SHIFT REGISTERS

-	Experiment No.:	8	Marks		Date Planned		Date Conducted	
1	Title	Stud	tudy of shift registers					
2	Course Outcomes	Unc	nderstand the operation of shift registers					

(Contraction)	SKIT	Teaching Process	Rev No.: 1.0
	Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
	Title:	Course Lab Manual	Page: 45 / 71

3	Aim	To study IC 74S95, and the realization of SIPO, SISO, PISO,
		PIPO ,RingCounter andJohnsonCounteroperations
		usingthe same.
4	Material / Equipment Required	IC 7495, IC 7495, IC 7404, etc.
5	Theory, Formula, Principle, Concept	
6	Procedure, Program, Activity, Algorithm,	A.Serial In-Parallel Out(Left Shift):
	Pseudo Code	1. Make theconnections as shown in the respectivecircuitdiagram.
		2. Makesurethe7495isoperatinginParallelmodebyensuringPin6(ModeM)
		issetto HIGH, and connectclock input to Pin 8 (Clk 2).
		3.
		Applythefirstdataatpin5(D)andapplyoneclockpulse.We
		observethat this data appears at pin 10 (Q $_{\circ}$).
		4. Now, apply the second data at D. Apply a clock pulse. We now observ ethat
		theearlier data is shiftedfromQ₀toQ₅,and the new data appears at Q₀.
		5. Repeat theearlier step to enterdata, untilall bitsare enteredone by one.
		6. Attheendofthe4 [™]
		clockpulse, we notice that all 4 bits are available at the
		paralleloutput pins Q ₄ (MSB), Q ₆ ,Q ₆ ,Q ₆ (LSB).



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
Title:	Course Lab Manual	Page: 46 / 71

7.
Entermorebitstoseethereisaleftshiftingofbitswitheach
succeedingclock pulse.
B.Serial In-Parallel Out(Right Shift):
 Make theconnections as shown in the respectivecircuitdiagram.
2.
Makesure the 7495 is operating in SIPO mode by ensuring Pi
n6(ModeM)is settoLOW,and connect clock inputto Pin9
(Clk 1).
3.
Applythefirstdataatpin1(SD1)andapplyoneclockpulse.W
eobservethat this data appears at pin 13 (Q_{A}).
4.
 Now,applytheseconddataatSD1.Applyaclockpulse.Wenowobser vethat
theearlier data is shiftedfrom Q $_{a}$ to Q $_{a}$, and the new data appears at Q $_{a}$.
5. Repeat theearlier step to enterdata,untilall bitsare enteredone by one.
6. Attheendofthe4 [™]
clockpulse, we notice that all 4 bits are available at the
parallel output pins Qathrough Qa.
7.



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
Title:	Course Lab Manual	Page: 47 / 71

	Entermorebitstoseethereisarightshiftingofbitswitheachsucceed ing
C.Se	clockpulse. erial In-SerialOut Mode:
	1. Connectionsare made as shown in the SISO circuitdiagram.
	2.
	Makesure the 7495 is operating in SIPO mode by ensuring Pi
	n6(Mode)isset to LOW, and connectclock input toClk
	1(Pin 9).
	3.
	The4bitsareappliedattheSerialInputpin(Pin1), onebyone
	,withaclock pulsein between each pair of inputsto
	loadthe bits into the IC.
	4. Attheendofthe4 th clockpulse,thefirstdatabit, "d0"appearsattheoutputpin
	Q _D .
	5. Applyanotherclockpulse,togettheseconddatabit,,d1"atQApply ingyet
	anotherclock pulse getsthe third data bit $,,d2$ "atQ,,and so on.
	6.
	ThusweseetheIC7495 operating in SISO mode, with serial l
	yappliedinputs appearing asserial outputs.

	1	an POL	ene .	-
1	A	100	-	51
(5	10	33	
				74
	ς.	-		

SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
Title:	Course Lab Manual	Page: 48 / 71

D.Parallel In-SerialOut Mode:
1. Connectionsare made as shown in the PISO circuitdiagram.
2. Nowapplythe4- bitdataattheparallelinputpinsA,B,C,D(pins2through
5).
3.
${\tt Keeping the mode control MonHIGH, apply one clock pulse.}$
Thedata applied
at the parallel input pins A, B, C, D will appear at the parallel ou
tputpins $Q_{a}, Q_{a}, Q_{c}, Q_{c}$ respectively.
4. NowsettheModeControlMtoLOW,andapplyclockpulsesonebyon e.
Observethedata coming outin a serial mode at Q_{\circ} .
5.
$We observe now that the {\sf IC} operates in {\sf PISO} mode with parameters of the transmission of transmission of the transmission of transmission$
llelinputsbeing transferred to the outputsideserially.
E.Parallel In-Parallel Out Mode:
1. Connectionsare made as shown in the PIPOmode circuit diagram.
2. Set Mode Control M toHIGHto enableParalleltransfer.




SKIT	SKIT Teaching Process F	
Doc Code:	Doc Code: EC.SKIT.Ph5b1.F03	
Title:	Course Lab Manual	Page: 49 / 71

	1 1			
		3. Apply the 4data bits asinput to pinsA, B, C, D.		
		 Apply one clock pulse at Clk 2 (Pin 8). 5. 		
		S. Notethatthe4bitdataatparallelinputsA,B,C,Dappearsatt heparallel outputpinsQ,, Q,,Q,respectively.		
		Ring counter procedure:		
		Procedure:-		
		 Make theconnections as shown in the respectivecircuitdiagramfor the Ring 		
		Counter.		
		2. Apply an initial input (1000) attheA, B, C, D pins respectively.		
		3. Keep SelectMode = HIGH (1)and apply one clock pulse.		
		 Next, SelectMode = LOW(0)to switch to serialmode and apply clock pulses. 		
		5. Observe theoutputafter each clock pulse, recordthe		
		observations and verify that they match the		
		expectedoutputs from the truthtable.		
		6. Repeat the same procedure as abovefor the Johnson		
		Counter circuitand verify its operation.		
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph	IC7495 Pin Diagram:		


	1	10	wite.	-
1	a	100	-	\mathbf{x}
1		15		(1
		(19) 🛔
1.0		-	5	

SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
Title:	Course Lab Manual	Page: 50 / 71




	1	an	vite		
1	Ø	10	201	3	١
(5	12		1/8	
1		1		1	I
		Quero	111.0		ſ

SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
Title:	Course Lab Manual	Page: 51 / 71




(Second	SKIT	Teaching Process	Rev No.: 1.0
	Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
	Title:	Course Lab Manual	Page: 52 / 71




1
1
1

SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	Date:18-10-2019	
Title:	Course Lab Manual	Page: 53 / 71




	1	and the	WIE		
)	6	10	-	1	à
1	1	23	24	0	1
			5 49	91	I
12	1.		~		l

SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
Title:	Course Lab Manual	Page: 54 / 71




	1	an	vite		
1	Ø	10	201	3	١
(5	12		1/8	
1		1		1	I
		Quero	111.0		ſ

	SKIT	Teaching Process	Rev No.: 1.0
	Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
	Title:	Course Lab Manual	Page: 55 / 71



	1	atore	10	
1	1	00	NP.	
		- 5	2	
		1	1	

SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
Title:	Course Lab Manual	Page: 56 / 71





SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
Title:	Course Lab Manual	Page: 57 / 71

	1							
	Truth Ta	able:						
	Clock	Serial	QA	Q _B	Qc	Qp		
		I/P				~~~		
	1	1	х	x	x	1		
	2	0	х	х	1	0		
	3	1	х	1	0	1		
	4	1	1	0	1	1		
						ļļ		
	B. S	SIPO MO	DDE(R	ight S	hift)			



	SKIT	Teaching Process	Rev No.: 1.0
	Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
	Title:	Course Lab Manual	Page: 58 / 71



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
Title:	Course Lab Manual	Page: 59 / 71

Clock	Serial I/P	QA	Q _B	Qc	<mark>Др</mark>
1	d0=0	0	Х	Х	X
2	d1=1	1	0	Х	Х
3	d2=1	1	1	0	X
4	d3=1	1	1	1	0=d0
5	X	Х	1	1	1=d1
6	Х	Х	X	1	1=d2
7	Х	Х	X	Х	1=d3



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
Title:	Course Lab Manual	Page: 60 / 71

		Truth	Table:	:								
	1	Mode	<u>Clk</u>	Pa	rall	el I/	Р	F	Paral	el O/	Р	1
				Α	в	С	D	QA	Q _B	Qc	<mark>,Q</mark> ₽	1
		1	1	1	0	1	1	1	0	1	1	I
		0	2	x	x	x		x	1	0	1	
		0	3 4	x x	x x	x x	x x	x x	x x	1 X	0 1	-
		v	-	Α	Α	A	Α	Α	Α	Α		D.PISO Mode
	E. PIPO	O Mode	2									
	<u>Clk</u>	Paralle	el I/P	P	ara	llel	O/P					
		A B	C D	Q _A	Q _B	Q	c)	Q <u>p</u>				
	1	1 0	1 1	1	0	1	1	1				
	ч — т							-				

	1	anter of	ne o	1
1	17	00	-0	
(6	32	
		1	1	9
		1	-	

	SKIT	Teaching Process	Rev No.: 1.0
)	Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
	Title:	Course Lab Manual	Page: 61 / 71

	F. Ring Co	unter								
	Tru	Truth Table:								
	Mode	Clock	QA	QB	Qc	Qp				
	1	1	1	0	0	0				
	0	2	0	1	0	0				
	0	3	0	0	1	0				
	0	4 5	0 1	0	0	1 0				
	0	5 6	0	1	0	0				
		Ů	Ľ	1	Ŭ	Ŭ				



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
Title:	Course Lab Manual	Page: 62 / 71

	Truth Table:								
		Mode	Clock	Q _A	Q _B	Qc	Qp		
		1	1	1	0	0	0		
		0	2	1	1	0	0		
		0	3	1	1	1	0		
		0	4	1	1	1	1		
		0	5	0	1	1	1		
		0	6	0	0	1	1		
		0	7	0	0	0	1		
		0	8	0	0	0	0		
		0	9	1	0	0	0		
		0	10	1	1	0	0		
		G. Johnso	n Coun	ter					
9	Sample Calculations								
10	Results & Analysis	Shift registe							
11	Application Areas	 Tempor 	rary data	stora	ge, Da	ata tra	nsfer, I		

·	SKIT	Teaching Process	Rev No.: 1.0
	Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
	Title:	Course Lab Manual	Page: 63 / 71

12	Remarks	
13	Faculty Signature with	
	Date	

Experiment 09 : Counters

-	Experiment No.:	9	Marks		Date Planned		Date Conducted						
1	Title	Mo	d-N asyn	chronous	&synchror	hous count		1					
2	Course Outcomes		fferentiate Mod-N asynchronous &synchronous counters using IC 490 &IC 74192										
3	Aim		-	and study ous counte	-	ation of M o	od-N asy	nchronous					
4	Material / Equipment Required		¹ anual 495, IC 74	04, etc.									
	Theory, Formula, Principle, Concept		lanual										
6	Procedure, Program, Activity, Algorithm, Pseudo Code	the F • C • 2 • 3 • 4 pulse • 5 and • • 6	Ring Counter. 2. Apply ar 3. Keep Se 4. Next, Se es. 5. Observe verify that 5. Repeat	n initial inpu lectMode = electMode = e theoutput they match	t (1000) atth HIGH (1)and LOW(0)to so after each o the expecte procedure	neA, B, C, D p I apply one c witch to seri clock pulse, edoutputs fro	oins respecti lock pulse. almode and recordthe com the truth	apply clock					

1	an Tu	vite	1	
A	10	al		١
	C			ļ
1	24	11.0	Y	

SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
Title:	Course Lab Manual	Page: 64 / 71

7	Block, Circuit, Model Diagram, Reaction	
	Equation, Expected Graph	
8	Observation Table, Look-up Table, Output	Lab Manual
9	Sample Calculations	Lab Manual
	· ·	
10	Results & Analysis	• -
		• -
11	Application Areas	• count the data in a continuous loop, used in frequency divider circuits, 3 phase
		square wave generator , BCD counter etc
12	Remarks	
13	Faculty Signature with	
	Date	

Experiment 10 : Sequence Generator

-	Experiment No.:	10 Marks	Date Planned	Date Conducted						
1	Title	Sequence Genera	tor							
2	Course Outcomes	Realize the seque	ealize the sequence generator and verify with truth table							
3	Aim	To design and	To design and study theoperation of aSequence Generator.							
	Material / Equipment Required	IC 7495, IC 74	86, etc.							
	Theory, Formula, Principle, Concept	Inorderto ger <i>least</i> ,,N"numb Flip-flops,inor Theg	nerate a sequence of length , per of der tosatisfy the condition given sequence length S = 15 refore,N = 4	,S",it is necessary to use <i>at</i>						
	Activity, Algorithm, Pseudo Code	1.Truth table in aredrawn in or 2.Connections	s constructed for the given se der to obtain a simplified Boole are made as shown in the circui et to LOW(0), and clock pulses a	anexpression for the circuit. t diagram.						

SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
Title:	Course Lab Manual	Page: 65 / 71

		4.Clock pulses are applied at CLK1 and the output values arenoted, and
		checked against the expected values fromthe truth table.
		5 The functioning of the circuit as a sequence generator is verified
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph	
	Observation Table, Look-up Table, Output	TruthTable:



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
Title:	Course Lab Manual	Page: 66 / 71

[]	Truth 7	Table					
	Truch	rabie.					
	Мар						O/p
	Value	Clock	Qı	QB	Qc	QD	D
	15	1	1	1	1	1	0
	7	2	1	1	1	1	0
	3	3			1.	1	0
	1	4	0	10	0	1	1
	8	5	•	10	10	• 0	0
	4	6	0		×0	0	0
	2	7	0	0	1	•0	1
	9	8	1	0	0	1	1
	12	9	1	1	0	0	0
	6	10	0	1	1	0	1
	11	11			1	1	0
	5	12 13	0	1	0 1	1	1
	10	13	1	1	10	1	1
	13	15	1	1	1	• 0	1
				1	1	1	
				-	1	1	
					1	×1	

	1	art	1976		
1	1	10	0.0	N	ł
(5	P	12	15	Į.
1		1		2	J
2	0		5		Į

SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
Title:	Course Lab Manual	Page: 67 / 71

9	Sample Calculations	Karnaugh Map: QCQD 00 01 11 10 00 0 0 0 1 1 1 1 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
		sequence generator is realized and truth table is verified
	Application Areas	Alarm clock, Set an AC timer, Set a timer for taking picture, finite state machines etc
	Remarks	
	Faculty Signature with Date	

(Second	SKIT	Teaching Process	Rev No.: 1.0
	Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
	Title:	Course Lab Manual	Page: 68 / 71

Experiment 11 : Simulate Full- Adder using simulation tool.

-	Experiment No.:	11	Marks		Date Planned		Date Conducted	
1	Title	Sim	ulate Full- Add	ler using simul	ation tool.		conducted	<u> </u>
				der simulatio				
3	Aim			ion using mult				
	Material / Equipment Required	Soft						
5	Theory, Formula, Principle, Concept							
6	Procedure, Program, Activity, Algorithm, Pseudo Code		click on evalu click on place click on group click on place Make the con Click on group	nal instrument ate , go to compoi os – select TTL – select wires inections os – indicators	– select requir	es IC		
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph		÷			→ s → Co		

EC Prepared by Approved

	1	al III	1976	2	
1	A	10	0.	N	ł
1	5	12	Ĕġ	12	Ĕ
	L.		5	91	8,
1.2	1.0	-	~	1	1

1	SKIT	Teaching Process	Rev No.: 1.0
	Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
	Title:	Course Lab Manual	Page: 69 / 71

8	Observation Table,					
		Truth table:				
			inpu	ts		Output
		A	В	С	SUM	CARRY
		0	0	0	0	0
		0	0	1	1	0
		0	1	0	1	0
		0	1	1	0	1
		1	0	0	1	0
		1	0	1	0	1
		1	1	0	0	1
		1	1	1	1	1
9	Sample Calculations					
10	Results & Analysis	Full adder ha	ave been simulat	ed &verified acco	rding to truth table	
	Application Areas	1		ircuits,Set Theory		
12	Remarks					
13	Faculty Signature with					
	Date					

Experiment 12 : MOD-8 synchronous up/down Counter

-	Experiment No.:	12	Ma	rks			Date Plar	nned		Da	te		
	_									Cond	ucted	ł	
1	Title	MO	D 8 syn	chron	ous up	/down	Counter						
2	Course Outcomes	Dist	inguish	betw	een MC)D-8 up	&downco	unter	r operation				
3	Aim	То	realize	the	Mod -	8 sync	hronous	up/o	downcounter	circuit	for	different	input
		com	nbinatio	ns									
4	Material / Equipment	IC 7	4193										
	Required												
5	Theory, Formula,												
	Principle, Concept												

EC Prepared by Approved

	1	ater		÷.
1	1			6
E	2	6.1	-(1
	C	5	(**)	Ł
1		\$		1
	×.,	10.00		2

	SKIT	Teaching Process	Rev No.: 1.0
	Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
y	Title:	Course Lab Manual	Page: 70 / 71

7 Block, Circuit, Model Diagram, Reaction Equation, Expected Graph 8 Observation Table, Look-up Table, Output $COUNT-UP Mode$ $COUNT-DOWN Mode$ 1 0 0 7 1 1 2 0 0 0 7 1 1 3 0 1 1 4 1 0 0 4 1 0 3 0 1 1 1 0 6 1 1 0 1 2 0 1 0 1 1 0 0 1 1 1 0 0 1 1 1 0 1 1 0 0 1 1 1 1 0 1 1 1 0 1 1 1 1 0 1	m 11.0-
Look-up Table, OutputCOUNT-UP ModeCOUNT-DOWN ModeStates Q_c Q_B Q_A States Q_C Q_B Q_A 00007111100161102010510130114100410030115101201061101001	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
9 Sample Calculations	
10 Results & Analysis Mod -8 synchronous up/downcounter has been simulated and verified	
11 Application Areas • dividers for clock signals, finite state machines etc	
12 Remarks	

(And and a second secon	SKIT	Teaching Process	Rev No.: 1.0
	Doc Code:	EC.SKIT.Ph5b1.F03	Date:18-10-2019
	Title:	Course Lab Manual	Page: 71 / 71